eembc / telebenchLinks
TeleBench™ is a suite of benchmarks that allows the users to approximate the performance of processors in modem and related fixed-telecom applications.
☆12Updated 4 years ago
Alternatives and similar repositories for telebench
Users that are interested in telebench are comparing it to the libraries listed below
Sorting:
- Repo for all activity related to the ODSA Bunch of Wires Specification☆24Updated last year
- ☆31Updated last week
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆46Updated 10 months ago
- CPUs☆14Updated 4 years ago
- Main Repo for the OpenHW Group Software Task Group☆17Updated 3 months ago
- UNSUPPORTED INTERNAL toolchain builds☆43Updated last week
- OmniXtend cache coherence protocol☆82Updated 2 weeks ago
- Bare metal example software projects for PolarFire SoC☆34Updated 3 months ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- SystemC Common Practices (SCP)☆28Updated 6 months ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- RISC-V Nexus Trace TG documentation and reference code☆51Updated 5 months ago
- Simple runtime for Pulp platforms☆48Updated last week
- RiscyOO: RISC-V Out-of-Order Processor☆158Updated 4 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...☆29Updated 3 years ago
- Intel Compiler for SystemC☆23Updated 2 years ago
- The multi-core cluster of a PULP system.☆101Updated this week
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆42Updated 3 months ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆33Updated last week
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- This repository contains sample code integrating Renode with Verilator☆19Updated 3 weeks ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆87Updated 5 years ago
- Pulp virtual platform☆23Updated 2 years ago
- ☆16Updated last month
- Coresight Wire Protocol (CSWP) Server/Client and streaming trace examples.☆26Updated 3 months ago
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆22Updated 4 years ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆61Updated 2 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year