eembc / telebenchLinks
TeleBench™ is a suite of benchmarks that allows the users to approximate the performance of processors in modem and related fixed-telecom applications.
☆12Updated 4 years ago
Alternatives and similar repositories for telebench
Users that are interested in telebench are comparing it to the libraries listed below
Sorting:
- CPUs☆14Updated 4 years ago
- ☆31Updated this week
- Repo for all activity related to the ODSA Bunch of Wires Specification☆24Updated last year
- Bare metal example software projects for PolarFire SoC☆34Updated 2 months ago
- GNU toolchain for RISC-V, including GCC. Tweaked for microcontrollers.☆31Updated 3 months ago
- OmniXtend cache coherence protocol☆82Updated 4 years ago
- Yocto project for Xuantie RISC-V CPU☆38Updated 2 weeks ago
- SystemC Common Practices (SCP)☆28Updated 6 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- ☆16Updated last month
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Updated last year
- TACLe Benchmarks☆46Updated 6 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆36Updated 3 years ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆59Updated 2 months ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆52Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- DejaGnu RISC-V port☆13Updated 3 years ago
- PolarFire SoC yocto Board Support Package☆55Updated 2 months ago
- An instruction set simulator based on DBT-RISE implementing the RISC-V ISA☆35Updated 3 weeks ago
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Updated 3 years ago
- Program to read/write from/to any location in physical memory (cloned from devmem or devmem2). See wiki.☆18Updated 5 years ago
- GUI for SymbiYosys☆15Updated last year
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆46Updated 9 months ago
- DyRACT Open Source Repository☆16Updated 9 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Updated last year
- USB 1.1 Device IP Core☆21Updated 7 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago