Alternatives and similar repositories for TinyCPU

Users that are interested in TinyCPU are comparing it to the libraries listed below

• suarezvictor / CflexHDL
  Design digital circuits in C. Simulate really fast with a regular compiler.
  ☆177Updated 3 weeks ago
• sylefeb / tinygpus
  TinyGPUs, making graphics hardware for 1990s games
  ☆166Updated 2 weeks ago
• BrunoLevy / TinyPrograms
  Tiny programs from various sources, for testing softcores
  ☆138Updated 5 months ago
• mortbopet / VSRTL
  Visual Simulation of Register Transfer Logic
  ☆110Updated 5 months ago
• zylin / zpu
  The Zylin ZPU
  ☆248Updated 10 years ago
• nickmqb / fpga_craft
  A voxel game/Minecraft clone for the iCE40 UP5K FPGA
  ☆208Updated 3 months ago
• JulianKemmerer / PipelineC-Graphics
  Graphics demos
  ☆111Updated last year
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆135Updated last year
• howerj / lfsr-vhdl
  An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one
  ☆54Updated 8 months ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆223Updated last year
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆189Updated 2 weeks ago
• MaartenBaert / xormix
  A hardware-optimized high-quality pseudorandom number generator
  ☆37Updated last week
• jamesbowman / j1
  The J1 CPU
  ☆173Updated 5 years ago
• fallingcat / HomebrewGPU
  HomebrewGPU is a simple ray tracing GPU built on FPGA, featuring basic ray–primitive intersection, BVH traversal, shadowing, reflection, …
  ☆220Updated 2 years ago
• ecilasun / tinysys
  A tiny system built on a small QMTECH board
  ☆109Updated 10 months ago
• Domipheus / RPU
  Basic RISC-V CPU implementation in VHDL.
  ☆172Updated 5 years ago
• AngelTerrones / Algol
  A RISC-V CPU (Outdated: using priviledge v1.7)
  ☆26Updated 6 years ago
• tomverbeure / rt
  A Full Hardware Real-Time Ray-Tracer
  ☆111Updated 2 months ago
• tomverbeure / mr1
  MR1 formally verified RISC-V CPU
  ☆56Updated 7 years ago
• bl0x / learn-fpga-amaranth
  Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
  ☆112Updated last year
• pieter3d / simview
  ☆91Updated 3 months ago
• ZipCPU / vgasim
  A Video display simulator
  ☆175Updated 8 months ago
• MichaelBell / tinyQV
  A Risc-V SoC for Tiny Tapeout
  ☆47Updated 2 months ago
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆56Updated 2 weeks ago
• stevehoover / warp-v
  WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.
  ☆244Updated 8 months ago
• olofk / corescore
  CoreScore
  ☆172Updated 2 months ago
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆63Updated 2 years ago
• stnolting / neo430
  A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
  ☆209Updated 4 years ago
• ultraembedded / exactstep
  Instruction set simulator for RISC-V, MIPS and ARM-v6m
  ☆107Updated 4 years ago
• regymm / pcie_7x
  PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers
  ☆68Updated 9 months ago