Alternatives and similar repositories for Designware-UHD3

Users that are interested in Designware-UHD3 are comparing it to the libraries listed below

• bluespec / RISCV_gdbstub
  A gdbstub for connecting GDB to a RISC-V Debug Module
  ☆30Updated 8 months ago
• shenyaming / riscv-fpga
  Share JTAG chain within RISCV core and Xilinx FPGA.
  ☆9Updated 5 years ago
• balmerdx / sdio_linux_fpga
  Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)
  ☆29Updated 5 years ago
• nucleisys / Bumblebee_Core_Doc
  The directory to save Bumblebee core's documents, just for GD32VF103 RISC-V Core
  ☆41Updated 4 years ago
• CospanDesign / nysa-sdio-device
  SDIO Device Verilog Core
  ☆22Updated 6 years ago
• nucleisys / n200-doc
  Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php
  ☆25Updated 4 years ago
• wuhanstudio / picorv32_tang
  A 32-bit RISC-V SoC on FPGA that supports RT-Thread.
  ☆28Updated last year
• c-sky / csky-linux
  C-SKY Linux Port
  ☆74Updated 7 months ago
• daxiali / NandSimulator
  This simulator for Nand Flash, FTL and so on.
  ☆17Updated 3 years ago
• PulseRain / Reindeer_Step
  Reindeer Soft CPU for Step CYC10 FPGA board
  ☆27Updated 4 years ago
• VCTLabs / devmem2
  Program to read/write from/to any location in memory (from lartware)
  ☆39Updated 3 years ago
• ikwzm / xf86-video-armsoc-xilinx
  X.org graphics driver for ARM graphics(with Zynq UltraScale+ MPSoC)
  ☆15Updated 2 years ago
• OldRepoPreservation / mpeg2fpga
  An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.
  ☆24Updated 6 years ago
• freecores / turbo8051
  turbo 8051
  ☆29Updated 7 years ago
• zenonxiu81 / arm_system_register_parser
  A python parser for decoding arm aarch32 and aarch64 system registers
  ☆20Updated last year
• jaruiz / light52
  Yet another free 8051 FPGA core
  ☆34Updated 6 years ago
• DUNE / pl-nvme
  ☆32Updated 4 years ago
• rgwan / open-ec
  Opensource embedded controller firmware for sipeed boards.
  ☆39Updated 6 years ago
• EngineeringSpirit / FreeLwIP-Nios-II
  FreeRTOS with LwIP integration in the Nios II EDS
  ☆19Updated 9 years ago
• metro94 / RV-DAP-Plus
  ☆25Updated 3 years ago
• Zeba-Xie / Open-USB2.0-Device-Controller
  USB2.0 Device Controller IP Core
  ☆11Updated last year
• ultraembedded / core_mmc
  MMC (and derivative standards) host controller
  ☆24Updated 4 years ago
• DragonL / YAC6xSim
  Yet another implementation of TI C6x DSP simulator
  ☆12Updated 11 years ago
• tomverbeure / vexriscv_ocd_blog
  Repo that shows how to use the VexRiscv with OpenOCD and semihosting.
  ☆25Updated 3 years ago
• embecosm / riscv-gdbserver
  GDB Server for interacting with RISC-V models, boards and FPGAs
  ☆20Updated 5 years ago
• chipsalliance / riscv-fw-infrastructure
  SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...
  ☆29Updated 3 years ago
• kangyuzhe666 / zynq7010-pynq-2.5
  蚂蚁S9矿板移植pynq2.5
  ☆28Updated 4 years ago
• bigmagic123 / d1-nezha-baremeta
  riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)
  ☆80Updated 3 years ago
• ultraembedded / core_usb_sniffer
  USB capture IP
  ☆21Updated 5 years ago
• ARM-software / coresight-wire-protocol
  Coresight Wire Protocol (CSWP) Server/Client and streaming trace examples.
  ☆26Updated 3 months ago