Alternatives and similar repositories for vhdl-tools:

Users that are interested in vhdl-tools are comparing it to the libraries listed below

• wzab / agwb
  Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems
  ☆12Updated last year
• VHDL / CoreLib
  A VHDL Core Library.
  ☆17Updated 7 years ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆35Updated 9 months ago
• VHDL / news
  VHDL related news.
  ☆25Updated this week
• jwwebbopen / SystemVerilogTools
  Tools for SystemVerilog development.
  ☆15Updated 7 years ago
• chipsalliance / f4pga-sdf-timing
  Python library for working Standard Delay Format (SDF) Timing Annotation files.
  ☆28Updated 6 months ago
• tmeissner / formal_hw_verification
  Trying to verify Verilog/VHDL designs with formal methods and tools
  ☆41Updated 10 months ago
• nobodywasishere / VHDLproc
  VHDLproc is a VHDL preprocessor
  ☆24Updated 2 years ago
• haojunliu / OpenFPGA
  OpenFPGA
  ☆33Updated 6 years ago
• embed-me / vunit-mode
  A simple Emacs minor mode for VUnit
  ☆12Updated last year
• gmlarumbe / verilog-ext
  Verilog Extensions for Emacs
  ☆58Updated last week
• m-kru / fsva
  FuseSoc Verification Automation
  ☆22Updated 2 years ago
• bpadalino / vhdl-format
  VHDL String Formatting Library
  ☆24Updated 8 months ago
• fossi-foundation / wishbone
  Specification of the Wishbone SoC Interconnect Architecture
  ☆41Updated 2 years ago
• lowRISC / uncore
  ☆10Updated 3 years ago
• terpstra / opa
  Open Processor Architecture
  ☆26Updated 8 years ago
• benjmarshall / hlsclt
  A Vivado HLS Command Line Helper Tool
  ☆36Updated 3 years ago
• martinjthompson / libv
  Useful set of library functions for VHDL
  ☆47Updated 11 years ago
• amiq-consulting / amiq_blog
  Code snippets from articles published on www.amiq.com/consulting/blog
  ☆34Updated 7 months ago
• ucb-bar / zscale
  Z-scale Microarchitectural Implementation of RV32 ISA
  ☆55Updated 7 years ago
• kunalg123 / flipflop_design
  This project has files needed to design and characterise flipflop
  ☆19Updated 5 years ago
• gmlarumbe / verilog-ts-mode
  Emacs Verilog Tree-sitter Major-mode
  ☆10Updated last week
• TUM-LIS / lisnoc
  LIS Network-on-Chip Implementation
  ☆29Updated 8 years ago
• drom / sta
  🕒 Static Timing Analysis diagram renderer
  ☆13Updated last year
• rsnikhil / RISCV_ISA_Spec_Tour
  Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)
  ☆35Updated 3 years ago
• sveditor / sveditor
  SystemVerilog Development Environment
  ☆53Updated 3 years ago
• noasic / noasic
  An open-source VHDL library for FPGA design.
  ☆31Updated 2 years ago
• suoto / hdl_string_format
  VHDL package to provide C-like string formatting
  ☆15Updated 2 years ago