csantosb / vhdl-toolsLinks
Easier navigation of VHDL sources
☆12Updated 5 years ago
Alternatives and similar repositories for vhdl-tools
Users that are interested in vhdl-tools are comparing it to the libraries listed below
Sorting:
- Useful set of library functions for VHDL☆47Updated 11 years ago
- Tools for SystemVerilog development.☆15Updated 7 years ago
- A VHDL Core Library.☆17Updated 8 years ago
- Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.☆272Updated 5 months ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Updated last year
- FuseSoc Verification Automation☆22Updated 2 years ago
- VHDL grammar for tree-sitter☆31Updated last year
- Verilog Extensions for Emacs☆61Updated last week
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- VHDL package to provide C-like string formatting☆15Updated 3 years ago
- VHDL related news.☆25Updated this week
- VHDLproc is a VHDL preprocessor☆24Updated 3 years ago
- ☆113Updated 4 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 3 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- A JSON library implemented in VHDL.☆79Updated 2 years ago
- Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)☆60Updated 4 years ago
- A utility for Composing FPGA designs from Peripherals☆181Updated 6 months ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- A package for Sublime Text that aids coding in the VHDL language.☆41Updated last year
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆81Updated 5 years ago
- A header only C++11 library for functional coverage☆36Updated 2 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- VHDL String Formatting Library☆25Updated last year
- SystemVerilog grammar for tree-sitter☆104Updated 8 months ago
- SoCRocket - Core Repository☆37Updated 8 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆48Updated 2 years ago
- SystemVerilog Development Environment☆54Updated 3 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆88Updated 4 months ago