csantosb / vhdl-toolsLinks
Easier navigation of VHDL sources
☆12Updated 5 years ago
Alternatives and similar repositories for vhdl-tools
Users that are interested in vhdl-tools are comparing it to the libraries listed below
Sorting:
- A package for Sublime Text that aids coding in the VHDL language.☆42Updated 2 years ago
- Verilog Extensions for Emacs☆61Updated last month
- Tools for SystemVerilog development.☆15Updated 7 years ago
- Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.☆276Updated 3 months ago
- A simple Emacs minor mode for VUnit☆12Updated 3 months ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- VHDLproc is a VHDL preprocessor☆24Updated 3 years ago
- System-on-Chip Interconnection Network - Simulation Environment (front-end)☆15Updated 2 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97Updated 3 years ago
- Basic VCD comparison tool, for Verilator testing☆21Updated 7 months ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Updated 2 months ago
- A JSON library implemented in VHDL.☆79Updated 3 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Streaming based VHDL parser.☆84Updated last year
- Multi-threaded 32-bit embedded core family.☆24Updated 13 years ago
- VHDL related news.☆26Updated this week
- A scala based simulator for circuits described by a LoFirrtl file☆49Updated 2 years ago
- FuseSoC standard core library☆147Updated 5 months ago
- ☆113Updated 4 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
- Useful set of library functions for VHDL☆47Updated 11 years ago
- VHDL-2008 Support Library☆57Updated 9 years ago
- Tools for Verilog HDL development.☆10Updated 13 years ago
- Advanced Encryption Standard (AES) SystemVerilog Core☆35Updated 7 years ago
- VHDL String Formatting Library☆25Updated last year
- Python tools for Vivado Projects☆72Updated 6 years ago
- SystemVerilog Development Environment☆54Updated 4 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆82Updated 5 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆155Updated 7 years ago
- Language server based on ghdl☆101Updated 5 months ago