Alternatives and similar repositories for VHDL-Mode:

Users that are interested in VHDL-Mode are comparing it to the libraries listed below

• FPHDL / fphdl
  VHDL-2008 Support Library
  ☆57Updated 8 years ago
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆71Updated 8 months ago
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆204Updated last week
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆236Updated 3 weeks ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆119Updated 3 weeks ago
• kevinpt / symbolator
  HDL symbol generator
  ☆188Updated 2 years ago
• mciepluc / cocotb-coverage
  Functional Coverage and Constrained Randomization Extensions for Cocotb
  ☆110Updated last year
• fransschreuder / xpm_vhdl
  A translation of the Xilinx XPM library to VHDL for simulation purposes
  ☆53Updated 6 months ago
• themperek / cocotb-test
  Unit testing for cocotb
  ☆157Updated 3 weeks ago
• kevinpt / vhdl-extras
  Flexible VHDL library
  ☆183Updated last year
• svunit / svunit
  ☆197Updated 3 weeks ago
• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆120Updated 3 weeks ago
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆66Updated 2 months ago
• OSVVM / Documentation
  OSVVM Documentation
  ☆33Updated this week
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆115Updated this week
• SystemRDL / PeakRDL-regblock
  Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
  ☆60Updated 3 weeks ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆159Updated this week
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆74Updated last week
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆68Updated 3 months ago
• cocotb / cocotb-bus
  Pre-packaged testbenching tools and reusable bus interfaces for cocotb
  ☆63Updated 5 months ago
• raysalemi / Python4RTLVerification
  ☆152Updated 2 years ago
• MJoergen / formal
  Playing around with Formal Verification of Verilog and VHDL
  ☆55Updated 4 years ago
• SystemRDL / PeakRDL-html
  Generate address space documentation HTML from compiled SystemRDL input
  ☆50Updated 7 months ago
• cluelogic / cluelib
  A generic class library in SystemVerilog
  ☆82Updated 3 years ago
• accellera-official / uvm-core
  ☆79Updated 7 months ago
• cambridgehackers / fpgamake
  Generates Makefiles to synthesize, place, and route verilog using Vivado
  ☆96Updated 2 years ago
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆36Updated 2 months ago
• TheClams / SystemVerilog
  SystemVerilog plugin for Sublime Text
  ☆47Updated last week
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆250Updated last month
• OSVVM / AXI4
  AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…
  ☆134Updated 2 weeks ago