A package for Sublime Text that aids coding in the VHDL language.
☆42Aug 18, 2023Updated 3 years ago
Alternatives and similar repositories for VHDL-Mode
Users that are interested in VHDL-Mode are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SublimeText Plugin for VHDL (highlight, autocompletion, navigation, ...)☆11Sep 25, 2026Updated 3 weeks ago
- Modern VSCode VHDL Support☆33Apr 10, 2022Updated 4 years ago
- VHDL Package for Sublime Text☆59Apr 14, 2018Updated 8 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- RISC-V by VectorBlox☆12Jul 19, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 7 months ago
- An extension to simplify the snippet creation☆13Jul 25, 2022Updated 4 years ago
- Style guide enforcement for VHDL☆255Sep 6, 2026Updated last month
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 6 months ago
- Synthesizable FIR filters in VHDL☆16Jul 19, 2019Updated 7 years ago
- Utilities for Avalon Memory Map☆11Jun 16, 2026Updated 4 months ago
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- Saffron Dark for Typora application☆12May 31, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆23Oct 22, 2019Updated 6 years ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated last year
- VHDL library for synthesizable minimal gigabit ethernet with RGMII interface, minimal ethernet, ip and udp header parsers.☆19Nov 12, 2024Updated last year
- Some examples of Lean projects, for undergraduate mathematicians.☆23Jun 7, 2021Updated 5 years ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆466Apr 22, 2026Updated 5 months ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆850Updated this week
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆22Feb 16, 2025Updated last year
- Python classes to create agnostic wave files for HDL simulator viewer☆14Oct 6, 2026Updated last week
- Streaming based VHDL parser.☆86Oct 9, 2026Updated last week
- tcl scripts used to build or generate vivado projects automatically☆36Jun 30, 2023Updated 3 years ago
- Set of scripts for managing Vitis workspaces with git.☆15Updated this week
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 10 months ago
- A fast VHDL language server and analysis library written in Rust☆514Oct 5, 2026Updated last week
- ☆33Jul 15, 2026Updated 3 months ago
- testing https://github.com/radicle-dev/radicle-contracts☆14Feb 18, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Simple parser for extracting VHDL documentation☆75Jul 12, 2024Updated 2 years ago
- Altera USB-Blaster-compatible programmer on Raspberry Pi Pico☆36Nov 3, 2024Updated last year
- Python tools for Vivado Projects☆72Apr 3, 2019Updated 7 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- Lambda Calculus compiler targeting x86, written in Racket☆11Jun 14, 2020Updated 6 years ago
- VUnit test explorer for VSCode☆12Dec 30, 2022Updated 3 years ago
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago