A package for Sublime Text that aids coding in the VHDL language.
☆42Aug 18, 2023Updated 2 years ago
Alternatives and similar repositories for VHDL-Mode
Users that are interested in VHDL-Mode are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SublimeText Plugin for VHDL (highlight, autocompletion, navigation, ...)☆11Jun 19, 2024Updated 2 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- RISC-V by VectorBlox☆12Jul 19, 2017Updated 9 years ago
- SystemVerilog plugin for Sublime Text☆51Mar 28, 2026Updated 4 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 5 months ago
- ☆28Mar 17, 2026Updated 4 months ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆25Oct 29, 2025Updated 9 months ago
- Style guide enforcement for VHDL☆249Jul 24, 2026Updated 3 weeks ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 4 months ago
- An extension to simplify the snippet creation☆13Jul 25, 2022Updated 4 years ago
- vsCode extension to list functions, symbols, bookmarks by configurable regular expressions☆13Jan 19, 2022Updated 4 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- A macro system for YAML files powered by Python. Intended for Sublime Text development.☆22Oct 30, 2020Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆20Apr 27, 2024Updated 2 years ago
- HDL symbol generator☆205Feb 2, 2023Updated 3 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- VHDL formatter web online written in typescript☆58Jan 6, 2023Updated 3 years ago
- Mute/Unmute Gnome extension☆11Mar 20, 2026Updated 4 months ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆23Oct 22, 2019Updated 6 years ago
- RISC-V by VectorBlox☆18Dec 14, 2015Updated 10 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 10 months ago
- Collection of documents for scope naming guidelines in Sublime Text syntax definitions☆13Mar 10, 2024Updated 2 years ago
- Some examples of Lean projects, for undergraduate mathematicians.☆23Jun 7, 2021Updated 5 years ago
- Vivado build system☆70Aug 7, 2026Updated last week
- VS Code Extension: Highlights the current indent depth of the cursor☆46Dec 30, 2022Updated 3 years ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆843Updated this week
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- ☆11Updated this week
- This is the repository for a verilog implementation of a lzrw1 compression core☆19Dec 8, 2017Updated 8 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Python classes to create agnostic wave files for HDL simulator viewer☆13Aug 5, 2026Updated last week
- Streaming based VHDL parser.☆86Jul 15, 2024Updated 2 years ago
- ☆12Jan 11, 2024Updated 2 years ago
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 8 months ago
- A fast VHDL language server and analysis library written in Rust☆503Updated this week
- ☆33Jul 15, 2026Updated last month
- Mastering FPGASIC Book☆19Oct 26, 2025Updated 9 months ago