A package for Sublime Text that aids coding in the VHDL language.
☆42Aug 18, 2023Updated 3 years ago
Alternatives and similar repositories for VHDL-Mode
Users that are interested in VHDL-Mode are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SublimeText Plugin for VHDL (highlight, autocompletion, navigation, ...)☆11Jun 19, 2024Updated 2 years ago
- VHDL Package for Sublime Text☆59Apr 14, 2018Updated 8 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- RISC-V by VectorBlox☆12Jul 19, 2017Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog plugin for Sublime Text☆51Mar 28, 2026Updated 5 months ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 6 months ago
- ☆28Mar 17, 2026Updated 6 months ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆25Aug 27, 2026Updated 3 weeks ago
- Style guide enforcement for VHDL☆254Sep 6, 2026Updated 2 weeks ago
- Modernized fork of a56, a DSP56001 assembler☆12Oct 21, 2019Updated 6 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- A macro system for YAML files powered by Python. Intended for Sublime Text development.☆22Oct 30, 2020Updated 5 years ago
- Synthesizable FIR filters in VHDL☆16Jul 19, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Utilities for Avalon Memory Map☆11Jun 16, 2026Updated 3 months ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆21Apr 27, 2024Updated 2 years ago
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- A hardware implementation of the Consolite game console written in Verilog.☆11Jun 9, 2016Updated 10 years ago
- ☆17Jul 2, 2024Updated 2 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- Asynchronous FIFO for FPGAs☆12Mar 20, 2018Updated 8 years ago
- VHDL formatter web online written in typescript☆58Jan 6, 2023Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Mute/Unmute Gnome extension☆11Mar 20, 2026Updated 6 months ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆23Oct 22, 2019Updated 6 years ago
- Customized client which provides additional features for Jodel☆15Jan 23, 2019Updated 7 years ago
- VHDL library for synthesizable minimal gigabit ethernet with RGMII interface, minimal ethernet, ip and udp header parsers.☆19Nov 12, 2024Updated last year
- RISC-V by VectorBlox☆19Dec 14, 2015Updated 10 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated last year
- VHDL plugin for RgGen☆15Jul 1, 2026Updated 2 months ago
- Some examples of Lean projects, for undergraduate mathematicians.☆23Jun 7, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Vivado build system☆70Aug 7, 2026Updated last month
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆464Apr 22, 2026Updated 5 months ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆844Updated this week
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- ☆18Jul 27, 2020Updated 6 years ago
- ☆10Updated this week
- This is the repository for a verilog implementation of a lzrw1 compression core☆19Dec 8, 2017Updated 8 years ago