A package for Sublime Text that aids coding in the VHDL language.
☆42Aug 18, 2023Updated 2 years ago
Alternatives and similar repositories for VHDL-Mode
Users that are interested in VHDL-Mode are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Modern VSCode VHDL Support☆33Apr 10, 2022Updated 4 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- RISC-V by VectorBlox☆11Jul 19, 2017Updated 8 years ago
- ☆27Mar 17, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆24Oct 29, 2025Updated 5 months ago
- An extension to simplify the snippet creation☆13Jul 25, 2022Updated 3 years ago
- Style guide enforcement for VHDL☆237Feb 5, 2026Updated 2 months ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆19Apr 27, 2024Updated last year
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- A hardware implementation of the Consolite game console written in Verilog.☆11Jun 9, 2016Updated 9 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- VHDL formatter web online written in typescript☆58Jan 6, 2023Updated 3 years ago
- VHDL library for synthesizable minimal gigabit ethernet with RGMII interface, minimal ethernet, ip and udp header parsers.☆17Nov 12, 2024Updated last year
- Customized client which provides additional features for Jodel☆14Jan 23, 2019Updated 7 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 6 months ago
- A FRONTEND Interfaces compliant device for the USRP that requires the UHD host code and supporting libraries to be installed☆16Sep 7, 2018Updated 7 years ago
- VHDL plugin for RgGen☆15Apr 1, 2026Updated 2 weeks ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆820Updated this week
- Web-based RISC-V superscalar simulator☆20Mar 23, 2025Updated last year
- Vivado build system☆70Dec 8, 2025Updated 4 months ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆604Jul 30, 2025Updated 8 months ago
- tcl scripts used to build or generate vivado projects automatically☆34Jun 30, 2023Updated 2 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆19Dec 8, 2017Updated 8 years ago
- Streaming based VHDL parser.☆86Jul 15, 2024Updated last year
- A fast VHDL language server and analysis library written in Rust☆474Apr 4, 2026Updated 2 weeks ago
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 4 months ago
- ☆33Apr 30, 2023Updated 2 years ago
- Mastering FPGASIC Book☆18Oct 26, 2025Updated 5 months ago
- Simple parser for extracting VHDL documentation☆73Jul 12, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Set of scripts for managing Vitis workspaces with git.☆15Dec 17, 2025Updated 4 months ago
- VUnit GitHub action☆19May 23, 2021Updated 4 years ago
- Revision Control Labs and Materials☆26Jan 23, 2018Updated 8 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- Python tools for Vivado Projects☆72Apr 3, 2019Updated 7 years ago
- bit field diagram renderer☆390Feb 22, 2024Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago