A package for Sublime Text that aids coding in the VHDL language.
☆42Aug 18, 2023Updated 2 years ago
Alternatives and similar repositories for VHDL-Mode
Users that are interested in VHDL-Mode are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SublimeText Plugin for VHDL (highlight, autocompletion, navigation, ...)☆11Jun 19, 2024Updated 2 years ago
- Modern VSCode VHDL Support☆33Apr 10, 2022Updated 4 years ago
- VHDL Package for Sublime Text☆59Apr 14, 2018Updated 8 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- RISC-V by VectorBlox☆12Jul 19, 2017Updated 9 years ago
- ☆28Mar 17, 2026Updated 4 months ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆25Oct 29, 2025Updated 8 months ago
- Style guide enforcement for VHDL☆247Updated this week
- SystemVerilog Logger☆19Apr 6, 2026Updated 3 months ago
- An extension to simplify the snippet creation☆13Jul 25, 2022Updated 4 years ago
- Utilities for Avalon Memory Map☆11Jun 16, 2026Updated last month
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆20Apr 27, 2024Updated 2 years ago
- HDL symbol generator☆205Feb 2, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- Asynchronous FIFO for FPGAs☆12Mar 20, 2018Updated 8 years ago
- VHDL formatter web online written in typescript☆58Jan 6, 2023Updated 3 years ago
- Mute/Unmute Gnome extension☆10Mar 20, 2026Updated 4 months ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆23Oct 22, 2019Updated 6 years ago
- Customized client which provides additional features for Jodel☆15Jan 23, 2019Updated 7 years ago
- VHDL plugin for RgGen☆15Jul 1, 2026Updated 3 weeks ago
- Collection of documents for scope naming guidelines in Sublime Text syntax definitions☆13Mar 10, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Some examples of Lean projects, for undergraduate mathematicians.☆23Jun 7, 2021Updated 5 years ago
- Vivado build system☆70Dec 8, 2025Updated 7 months ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆454Apr 22, 2026Updated 3 months ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆839May 14, 2026Updated 2 months ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated 11 months ago
- Python classes to create agnostic wave files for HDL simulator viewer☆13Jul 1, 2026Updated 3 weeks ago
- Streaming based VHDL parser.☆86Jul 15, 2024Updated 2 years ago
- ☆12Jan 11, 2024Updated 2 years ago
- tcl scripts used to build or generate vivado projects automatically☆37Jun 30, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 7 months ago
- A fast VHDL language server and analysis library written in Rust☆501Jul 13, 2026Updated last week
- ☆33Jul 15, 2026Updated last week
- Mastering FPGASIC Book☆19Oct 26, 2025Updated 9 months ago
- Set of scripts for managing Vitis workspaces with git.☆15Dec 17, 2025Updated 7 months ago
- Simple parser for extracting VHDL documentation☆74Jul 12, 2024Updated 2 years ago
- testing https://github.com/radicle-dev/radicle-contracts☆14Feb 18, 2021Updated 5 years ago