A package for Sublime Text that aids coding in the VHDL language.
☆42Aug 18, 2023Updated 2 years ago
Alternatives and similar repositories for VHDL-Mode
Users that are interested in VHDL-Mode are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SublimeText Plugin for VHDL (highlight, autocompletion, navigation, ...)☆11Jun 19, 2024Updated last year
- Modern VSCode VHDL Support☆33Apr 10, 2022Updated 4 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- RISC-V by VectorBlox☆11Jul 19, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 2 months ago
- ☆27Mar 17, 2026Updated 2 months ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆24Oct 29, 2025Updated 6 months ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- SystemVerilog Logger☆19Apr 6, 2026Updated last month
- An extension to simplify the snippet creation☆13Jul 25, 2022Updated 3 years ago
- Style guide enforcement for VHDL☆238Apr 30, 2026Updated 3 weeks ago
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- A macro system for YAML files powered by Python. Intended for Sublime Text development.☆23Oct 30, 2020Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Modernized fork of a56, a DSP56001 assembler☆10Oct 21, 2019Updated 6 years ago
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- A hardware implementation of the Consolite game console written in Verilog.☆11Jun 9, 2016Updated 9 years ago
- Saffron Dark for Typora application☆12May 31, 2020Updated 5 years ago
- ☆17Jul 2, 2024Updated last year
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- VHDL formatter web online written in typescript☆58Jan 6, 2023Updated 3 years ago
- Asynchronous FIFO for FPGAs☆12Mar 20, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDL library for synthesizable minimal gigabit ethernet with RGMII interface, minimal ethernet, ip and udp header parsers.☆17Nov 12, 2024Updated last year
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆23Oct 22, 2019Updated 6 years ago
- RISC-V by VectorBlox☆18Dec 14, 2015Updated 10 years ago
- Customized client which provides additional features for Jodel☆14Jan 23, 2019Updated 7 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 7 months ago
- A FRONTEND Interfaces compliant device for the USRP that requires the UHD host code and supporting libraries to be installed☆16Sep 7, 2018Updated 7 years ago
- A 6809 assembler, simulator and debugger written in rust.☆14Jan 3, 2025Updated last year
- VHDL plugin for RgGen☆15Apr 19, 2026Updated last month
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆429Apr 22, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VUnit is a unit testing framework for VHDL/SystemVerilog☆826May 14, 2026Updated last week
- Vivado build system☆70Dec 8, 2025Updated 5 months ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆604Jul 30, 2025Updated 9 months ago
- tcl scripts used to build or generate vivado projects automatically☆35Jun 30, 2023Updated 2 years ago
- ☆16Jul 27, 2020Updated 5 years ago
- ☆16Jan 15, 2019Updated 7 years ago
- Python classes to create agnostic wave files for HDL simulator viewer☆13May 11, 2026Updated last week