Alternatives and similar repositories for SpicePy

Users that are interested in SpicePy are comparing it to the libraries listed below

• ngspice / ngspice
  ☆188Updated last year
• imr / ngspice
  mirror of ngspice repo at git://git.code.sf.net/p/ngspice/ngspice ngspice-ngspice
  ☆221Updated last week
• wrcad / xictools
  XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.
  ☆177Updated last month
• ahkab / ahkab
  a SPICE-like electronic circuit simulator written in Python
  ☆374Updated last year
• Xyce / Xyce
  The Xyce™ Parallel Electronic Simulator
  ☆99Updated last week
• Qucs / ADMS
  ADMS is a code generator for some of Verilog-A
  ☆101Updated 2 years ago
• RTimothyEdwards / XCircuit
  XCircuit circuit drawing and schematic capture tool
  ☆125Updated 6 months ago
• eelab-dev / EEcircuit
  A browser-based SPICE circuit simulator
  ☆137Updated 3 weeks ago
• StefanSchippers / xschem
  A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…
  ☆413Updated this week
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆54Updated 2 years ago
• trilomix / GDS3D
  GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …
  ☆235Updated last year
• mph- / lcapy
  Lcapy is a Python package for symbolic linear circuit analysis and signal processing. It uses SymPy for symbolic mathematics.
  ☆277Updated 2 weeks ago
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆88Updated 10 months ago
• ediloren / FastCap2
  FastCap is the premium capacitance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastCap …
  ☆50Updated 9 years ago
• donghoonpark / ltspice_pytool
  Spice data analysis tool for python
  ☆120Updated 2 years ago
• TinyTapeout / siliwiz
  Silicon Layout Wizard
  ☆186Updated last month
• dwarning / VA-Models
  Verilog-A simulation models
  ☆84Updated last week
• efabless / OpenLane
  This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …
  ☆158Updated last year
• Lenty / SLiCAP_python
  Open-source version of SLiCAP, implemented in python
  ☆36Updated 11 months ago
• PySpice-org / PySpice
  Simulate electronic circuit using Python and the Ngspice / Xyce simulators
  ☆762Updated last year
• chipsalliance / silicon-notebooks
  ☆173Updated 2 years ago
• echeever / scam
  Symbolic Circuit Analysis with MATLAB
  ☆47Updated 2 years ago
• skuep / GDS3D
  Fork from https://sourceforge.net/projects/gds3d
  ☆68Updated last year
• ignamv / ngspyce
  Python bindings for ngspice simulation engine
  ☆69Updated 5 years ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆123Updated 2 weeks ago
• efabless / caravel_user_project
  https://caravel-user-project.readthedocs.io
  ☆223Updated 8 months ago
• google / bigspicy
  ☆40Updated 2 years ago
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆35Updated last week
• DDD-FIT-CTU / CMOS-SPICE-Model-Collections
  MOSIS MPW Test Data and SPICE Models Collections
  ☆38Updated 5 years ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆45Updated last year