Alternatives and similar repositories for SpicePy:

Users that are interested in SpicePy are comparing it to the libraries listed below

• ignamv / ngspyce
  Python bindings for ngspice simulation engine
  ☆66Updated 4 years ago
• Qucs / ADMS
  ADMS is a code generator for the Verilog-AMS language
  ☆96Updated 2 years ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆45Updated 2 years ago
• efabless / OpenLane
  This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …
  ☆142Updated 7 months ago
• ngspice / ngspice
  ☆140Updated 7 months ago
• imr / ngspice
  mirror of ngspice repo at git://git.code.sf.net/p/ngspice/ngspice ngspice-ngspice
  ☆191Updated this week
• TinyTapeout / siliwiz
  Silicon Layout Wizard
  ☆164Updated 2 months ago
• Xyce / Xyce
  The Xyce™ Parallel Electronic Simulator
  ☆30Updated last week
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆71Updated last month
• trilomix / GDS3D
  GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …
  ☆205Updated 5 months ago
• Nubis-Communications / SignalIntegrity
  Python tools for signal integrity applications
  ☆138Updated this week
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆76Updated last month
• Lenty / SLiCAP_python
  Open-source version of SLiCAP, implemented in python
  ☆35Updated last month
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆117Updated last year
• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆136Updated 5 months ago
• StefanSchippers / xschem
  A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…
  ☆353Updated this week
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆112Updated 2 weeks ago
• bluecmd / learn-sky130
  Learning to do things with the Skywater 130nm process
  ☆75Updated 4 years ago
• echeever / scam
  Symbolic Circuit Analysis with MATLAB
  ☆41Updated last year
• iic-jku / analog-circuit-design
  Course material for a basic-level circuit design course using Xschem and ngspice
  ☆67Updated last week
• idea-fasoc / OpenFASOC
  Fully Open Source FASOC generators built on top of open-source EDA tools
  ☆253Updated 2 months ago
• Tiburonboy / Symbolic-modified-nodal-analysis
  an ipython notebook for symbolic circuit analysis
  ☆29Updated last month
• efabless / foss-asic-tools
  FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…
  ☆79Updated 5 months ago
• chipsalliance / silicon-notebooks
  ☆165Updated last year
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆26Updated 3 months ago
• kuopinghsu / srv32
  Simple 3-stage pipeline RISC-V processor
  ☆137Updated 8 months ago
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆98Updated this week
• hedhyw / spice3f5
  Add cmake to spice3f5 for build in linux or windows. SPICE is a general-purpose circuit simulator with several built-in semiconductor dev…
  ☆40Updated 6 years ago
• IHP-GmbH / IHP-Open-DesignLib
  Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/
  ☆27Updated last month
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆271Updated 9 months ago