Alternatives and similar repositories for SpicePy

Users that are interested in SpicePy are comparing it to the libraries listed below

• imr / ngspice
  mirror of ngspice repo at git://git.code.sf.net/p/ngspice/ngspice ngspice-ngspice
  ☆220Updated this week
• ngspice / ngspice
  ☆180Updated last year
• RTimothyEdwards / XCircuit
  XCircuit circuit drawing and schematic capture tool
  ☆124Updated 4 months ago
• Qucs / ADMS
  ADMS is a code generator for some of Verilog-A
  ☆99Updated 2 years ago
• StefanSchippers / xschem
  A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…
  ☆402Updated last week
• Xyce / Xyce
  The Xyce™ Parallel Electronic Simulator
  ☆82Updated last week
• trilomix / GDS3D
  GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …
  ☆229Updated last year
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆53Updated 2 years ago
• wrcad / xictools
  XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.
  ☆173Updated last month
• Nubis-Communications / SignalIntegrity
  Python tools for signal integrity applications
  ☆153Updated this week
• ahkab / ahkab
  a SPICE-like electronic circuit simulator written in Python
  ☆369Updated last year
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆121Updated last week
• mph- / lcapy
  Lcapy is a Python package for symbolic linear circuit analysis and signal processing. It uses SymPy for symbolic mathematics.
  ☆272Updated 3 weeks ago
• capn-freako / PyBERT
  Serial communication link bit error rate tester simulator, written in Python.
  ☆113Updated last week
• efabless / OpenLane
  This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …
  ☆156Updated last year
• eelab-dev / EEcircuit
  A browser-based SPICE circuit simulator
  ☆130Updated last month
• skuep / GDS3D
  Fork from https://sourceforge.net/projects/gds3d
  ☆68Updated last year
• Lenty / SLiCAP_python
  Open-source version of SLiCAP, implemented in python
  ☆36Updated 9 months ago
• idea-fasoc / OpenFASOC
  Fully Open Source FASOC generators built on top of open-source EDA tools
  ☆286Updated 2 months ago
• PySpice-org / PySpice
  Simulate electronic circuit using Python and the Ngspice / Xyce simulators
  ☆747Updated last year
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆83Updated 8 months ago
• unnir / CadenceSKILL-Python
  Inter Process Communication (IPC) between Python and Cadence Virtuoso
  ☆79Updated 8 years ago
• RTimothyEdwards / magic
  Magic VLSI Layout Tool
  ☆562Updated last week
• efabless / caravel_user_project
  https://caravel-user-project.readthedocs.io
  ☆216Updated 6 months ago
• RTimothyEdwards / qflow
  Qflow full end-to-end digital synthesis flow for ASIC designs
  ☆217Updated 10 months ago
• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆164Updated last year
• ediloren / FastCap2
  FastCap is the premium capacitance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastCap …
  ☆49Updated 9 years ago
• TinyTapeout / siliwiz
  Silicon Layout Wizard
  ☆181Updated 3 months ago
• nandland / nandland
  All code found on nandland is here. underconstruction.gif
  ☆343Updated 3 years ago
• iic-jku / analog-circuit-design
  Course material for a basic hands-on analog circuit design course with IC emphasis
  ☆141Updated this week