Alternatives and similar repositories for SpicePy:

Users that are interested in SpicePy are comparing it to the libraries listed below

• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆46Updated 2 years ago
• Qucs / ADMS
  ADMS is a code generator for the Verilog-AMS language
  ☆97Updated 2 years ago
• skuep / GDS3D
  Fork from https://sourceforge.net/projects/gds3d
  ☆68Updated 8 months ago
• ignamv / ngspyce
  Python bindings for ngspice simulation engine
  ☆67Updated 4 years ago
• ACMmodel / MOSFET_model
  A simple MOSFET model with only 5-DC-parameters for circuit simulation
  ☆42Updated 7 months ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆113Updated last week
• ngspice / ngspice
  ☆142Updated 8 months ago
• bluecmd / learn-sky130
  Learning to do things with the Skywater 130nm process
  ☆76Updated 4 years ago
• Lenty / SLiCAP_python
  Open-source version of SLiCAP, implemented in python
  ☆35Updated 2 months ago
• mvsoliveira / IBERTpy
  A Python package for running IBERT Eye scan in Vivado, ploting eye diagrams with mathplotlib and compiling results with LaTeX
  ☆12Updated 3 years ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆64Updated last month
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆75Updated 2 weeks ago
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆26Updated 4 months ago
• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆139Updated 6 months ago
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆117Updated last year
• iic-jku / analog-circuit-design
  Course material for a basic-level circuit design course using Xschem and ngspice
  ☆81Updated 2 weeks ago
• iic-jku / osic-multitool
  JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.
  ☆56Updated 3 months ago
• aidangoettsch / asg
  An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.
  ☆22Updated 4 years ago
• efabless / foss-asic-tools
  FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…
  ☆79Updated 6 months ago
• mbalestrini / gdsiistl
  Converts GDSII files to STL files.
  ☆37Updated last year
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆56Updated 4 months ago
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆76Updated 2 months ago
• sscs-ose / sscs-ose-code-a-chip.github.io
  IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)
  ☆172Updated last month
• RTimothyEdwards / open_pdks
  PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…
  ☆308Updated 3 weeks ago
• donghoonpark / ltspice_pytool
  Spice data analysis tool for python
  ☆112Updated 2 years ago
• StefanSchippers / xschem
  A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…
  ☆362Updated this week
• dreoilin / pygmid
  A python3 gm/ID starter kit
  ☆46Updated 5 months ago
• wrcad / xictools
  XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.
  ☆155Updated this week
• wulffern / aic2023
  Advanced integrated circuits 2023
  ☆30Updated 11 months ago
• RTimothyEdwards / XCircuit
  XCircuit circuit drawing and schematic capture tool
  ☆113Updated 10 months ago