Alternatives and similar repositories for SpicePy

Users that are interested in SpicePy are comparing it to the libraries listed below

• imr / ngspice
  mirror of ngspice repo at git://git.code.sf.net/p/ngspice/ngspice ngspice-ngspice
  ☆224Updated this week
• ngspice / ngspice
  ☆194Updated last year
• ahkab / ahkab
  a SPICE-like electronic circuit simulator written in Python
  ☆378Updated last year
• wrcad / xictools
  XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.
  ☆178Updated last month
• Qucs / ADMS
  ADMS is a code generator for some of Verilog-A
  ☆102Updated 3 years ago
• trilomix / GDS3D
  GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …
  ☆239Updated last year
• StefanSchippers / xschem
  A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…
  ☆425Updated last week
• Xyce / Xyce
  The Xyce™ Parallel Electronic Simulator
  ☆107Updated 3 weeks ago
• PySpice-org / PySpice
  Simulate electronic circuit using Python and the Ngspice / Xyce simulators
  ☆781Updated last year
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆53Updated 2 years ago
• RTimothyEdwards / XCircuit
  XCircuit circuit drawing and schematic capture tool
  ☆131Updated last month
• mph- / lcapy
  Lcapy is a Python package for symbolic linear circuit analysis and signal processing. It uses SymPy for symbolic mathematics.
  ☆281Updated 2 weeks ago
• skuep / GDS3D
  Fork from https://sourceforge.net/projects/gds3d
  ☆68Updated last year
• idea-fasoc / OpenFASOC
  Fully Open Source FASOC generators built on top of open-source EDA tools
  ☆302Updated last month
• dan-fritchman / Netlist
  Parsing and generating popular formats of circuit netlist
  ☆38Updated 3 years ago
• nunobrum / spicelib
  Python library to interact with spice simulators such as LTSpice, QSPICE, NGSpice and others.
  ☆93Updated last week
• chipsalliance / silicon-notebooks
  ☆173Updated 2 years ago
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆88Updated last year
• ignamv / ngspyce
  Python bindings for ngspice simulation engine
  ☆70Updated 5 years ago
• RTimothyEdwards / qflow
  Qflow full end-to-end digital synthesis flow for ASIC designs
  ☆223Updated last year
• drifter1 / circuitsim
  Implementing a full-on electronic circuit simulator, studying the whole concept and physics behind it!
  ☆55Updated 5 years ago
• parallella / openeda
  Open source EDA chip design flow
  ☆51Updated 8 years ago
• KenKundert / flicker-noise
  How to correctly write a flicker-noise model for RF simulation.
  ☆23Updated 3 months ago
• Lenty / SLiCAP_python
  Open-source version of SLiCAP, implemented in python
  ☆37Updated last year
• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆175Updated last year
• ediloren / FastCap2
  FastCap is the premium capacitance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastCap …
  ☆50Updated 10 years ago
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆88Updated 8 months ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆90Updated last month
• efabless / OpenLane
  This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …
  ☆160Updated last year
• donghoonpark / ltspice_pytool
  Spice data analysis tool for python
  ☆120Updated 2 years ago