ilebedev / sanctum

Related projects: ⓘ

• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated 3 weeks ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆28Updated 5 years ago
• riscv-admin / trusted-computing
  ☆21Updated last year
• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆18Updated last month
• Penglai-Enclave / Penglai-Enclave
  This is the main repo for Penglai.
  ☆63Updated 11 months ago
• pwnall / sanctum
  Minimal RISC Extensions for Isolated Execution
  ☆50Updated 5 years ago
• saiteja-talluri / Microarchitectural-attacks
  Implementation of flush + reload attack to extract private key from the GnuPG implementation of RSA.
  ☆10Updated 5 years ago
• riscv-non-isa / riscv-ap-tee
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆49Updated 3 weeks ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆22Updated this week
• sam1013 / timberv-riscv-tools
  RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)
  ☆21Updated 5 years ago
• jasonyu1996 / elasticlave
  ☆21Updated last year
• riscv-admin / security
  RISC-V Security HC admin repo
  ☆15Updated 3 months ago
• proteus-core / prospect
  ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.
  ☆14Updated 3 months ago
• compsec-snu / specdoctor
  ☆18Updated last year
• CactiLab / BYOTee-Build-Your-Own-TEEs
  ☆18Updated 10 months ago
• compsec-snu / difuzz-rtl
  ☆71Updated 3 months ago
• sslab-gatech / SNAP
  ☆12Updated 2 years ago
• vusec / tlbdr
  ☆16Updated 2 years ago
• gururaj-s / streamline
  Streamline Covert Channel Attack (presented in ASPLOS'21)
  ☆19Updated 3 years ago
• yshalabi / covert-channel-tutorial
  Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…
  ☆40Updated 5 years ago
• hex-five / multizone-sdk
  MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…
  ☆79Updated 7 months ago
• riscvarchive / riscv-tee
  ☆37Updated 2 years ago
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆51Updated last month
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆60Updated 2 years ago
• ECLab-ITU / Cache-Side-Channel-Attacks
  This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.
  ☆45Updated 5 years ago
• KULeuven-COSIC / PRIME-SCOPE
  The open-source component of Prime+Scope, published at CCS 2021
  ☆26Updated last year
• vernamlab / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆18Updated 4 years ago
• michaeljclark / rv8-bench
  rv8 benchmark suite
  ☆18Updated 4 years ago
• cwfletcher / oisa
  Data oblivious ISA prototyped on the RISC-V BOOM processor.
  ☆20Updated 2 years ago
• TF-RMM / tf-rmm
  Reference implementation of Arm-CCA RMM specification
  ☆37Updated this week