ilebedev / sanctum

Related projects ⓘ

Alternatives and complementary repositories for sanctum

• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated last week
• pwnall / sanctum
  Minimal RISC Extensions for Isolated Execution
  ☆50Updated 5 years ago
• riscv-admin / trusted-computing
  ☆21Updated last year
• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆20Updated this week
• Penglai-Enclave / Penglai-Enclave
  This is the main repo for Penglai.
  ☆65Updated last year
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆28Updated 6 years ago
• riscv-non-isa / riscv-ap-tee
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆50Updated last month
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆22Updated last month
• riscvarchive / riscv-tee
  ☆37Updated 2 years ago
• CactiLab / BYOTee-Build-Your-Own-TEEs
  ☆18Updated last year
• proteus-core / prospect
  ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.
  ☆14Updated 3 weeks ago
• saiteja-talluri / Microarchitectural-attacks
  Implementation of flush + reload attack to extract private key from the GnuPG implementation of RSA.
  ☆10Updated 5 years ago
• jasonyu1996 / elasticlave
  ☆21Updated last year
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆60Updated 2 years ago
• cwfletcher / oisa
  Data oblivious ISA prototyped on the RISC-V BOOM processor.
  ☆20Updated 2 years ago
• riscv-admin / security
  RISC-V Security HC admin repo
  ☆15Updated last month
• ECLab-ITU / Cache-Side-Channel-Attacks
  This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.
  ☆48Updated 5 years ago
• KULeuven-COSIC / PRIME-SCOPE
  The open-source component of Prime+Scope, published at CCS 2021
  ☆27Updated last year
• sectrs-acai / acai
  Protecting Accelerator Execution with Arm Confidential Computing Architecture (USENIX Security 2024)
  ☆25Updated 11 months ago
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆54Updated 3 months ago
• vernamlab / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆18Updated 4 years ago
• bu-icsg / PHMon
  This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).
  ☆25Updated 4 years ago
• hex-five / multizone-sdk
  MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…
  ☆82Updated 9 months ago
• vusec / tlbdr
  ☆17Updated 2 years ago
• flowyroll / uarchsec
  ☆44Updated 5 years ago
• sam1013 / timberv-riscv-tools
  RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)
  ☆21Updated 5 years ago
• compsec-snu / specdoctor
  ☆19Updated last year
• gururaj-s / streamline
  Streamline Covert Channel Attack (presented in ASPLOS'21)
  ☆19Updated 3 years ago
• nepoche / Flush-Reload
  A flush-reload side channel attack implementation
  ☆42Updated 2 years ago
• nagnagnet / PrimeProbe
  ☆18Updated 6 years ago