ilebedev / sanctumLinks
The MIT Sanctum processor top-level project
☆30Updated 5 years ago
Alternatives and similar repositories for sanctum
Users that are interested in sanctum are comparing it to the libraries listed below
Sorting:
- Minimal RISC Extensions for Isolated Execution☆53Updated 6 years ago
- ☆26Updated 7 months ago
- Security Test Benchmark for Computer Architectures☆21Updated last month
- Group administration repository for Tech: IOPMP Task Group☆13Updated 10 months ago
- This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …☆61Updated 5 months ago
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆21Updated 6 years ago
- This is the main repo for Penglai.☆72Updated 2 years ago
- ☆38Updated 3 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 7 years ago
- RISC-V Security HC admin repo☆18Updated 9 months ago
- This TG will define AP-TEE-IO ABI extensions to provide Confidential VM-assigned devices with secure direct access to confidential memory…☆14Updated last month
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆27Updated 4 months ago
- ☆22Updated 2 years ago
- The main repo of Penglai Enclave based on RISC-V Trapped Virtual Memory (TVM).☆41Updated 2 years ago
- ☆24Updated last year
- rv8 benchmark suite☆20Updated 5 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Updated 4 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆22Updated 3 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆73Updated 7 months ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- Implementation of flush + reload attack to extract private key from the GnuPG implementation of RSA.☆11Updated 6 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆56Updated 6 years ago
- ☆95Updated last year
- A flush-reload side channel attack implementation☆54Updated 3 years ago
- Microscope: Enabling Microarchitectural Replay Attacks☆20Updated 5 years ago
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆21Updated 2 weeks ago
- ☆34Updated 2 years ago
- MIRAGE (USENIX Security 2021)☆13Updated last year
- ☆35Updated 4 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago