chipsalliance / f4pga-v2x

Related projects ⓘ

Alternatives and complementary repositories for f4pga-v2x

• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆22Updated 4 years ago
• FPGA-Research-Manchester / eFPGA---RTL-to-GDS-with-SKY130
  This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk
  ☆26Updated 3 years ago
• westonb / open-pmic
  A current mode buck converter on the SKY130 PDK
  ☆26Updated 3 years ago
• YosysHQ / padring
  A padring generator for ASICs
  ☆22Updated last year
• PyHDI / ipgen
  IP-core package generator for AXI4/Avalon
  ☆21Updated 5 years ago
• stevenbell / csirx
  Open-source CSI-2 receiver for Xilinx UltraScale parts
  ☆35Updated 5 years ago
• chipsalliance / python-fpga-interchange
  Python interface to FPGA interchange format
  ☆41Updated 2 years ago
• wulffern / ciccreator
  Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…
  ☆21Updated 3 months ago
• esynr3z / usb20dev
  USB 2.0 FS Device controller IP core written in SystemVerilog
  ☆33Updated 5 years ago
• ashleyjr / Verilog
  ☆10Updated 5 years ago
• vmunoz82 / sudoku-challenge
  Solving Sudokus using open source formal verification tools
  ☆15Updated 2 years ago
• thesourcerer8 / StdCellLib
  LibreSilicon's Standard Cell Library Generator
  ☆17Updated 6 months ago
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆17Updated 2 years ago
• vsdip / vsdStdCellCharacterizer_sky130
  ☆20Updated 2 years ago
• asinghani / sky130-chip-vis
  Gate-level visualization generator for SKY130-based chip designs.
  ☆20Updated 3 years ago
• YosysHQ / yosys-plugins
  Yosys Plugins
  ☆20Updated 5 years ago
• pliu6 / vhd2vl
  vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.
  ☆26Updated 8 years ago
• m-labs / nmigen-soc
  System on Chip toolkit for nMigen
  ☆20Updated 4 years ago
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆54Updated last year
• mattvenn / multi_project_tools
  tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles
  ☆35Updated last year
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• Gekkio / docker-fpga
  Dockerized FPGA toolchain experiments
  ☆28Updated 9 months ago
• FPGA-Research-Manchester / zynq-ultrascale-readback-capture
  This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…
  ☆14Updated 5 years ago
• andylithia / Project-Yatsuhashi-Chip1
  ☆39Updated last year
• tmeissner / cryptocores
  cryptography ip-cores in vhdl / verilog
  ☆40Updated 3 years ago
• The-OpenROAD-Project / asap7_pdk_r1p7
  ☆13Updated 4 months ago
• amaranth-farm / amlib
  assorted library of utility cores for amaranth HDL
  ☆81Updated 2 months ago
• antmicro / usb-test-suite-build
  Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores
  ☆50Updated last year
• scale-lab / PVTsensors
  Designs for Process-Voltage-Temperature (PVT) Sensors with MCU
  ☆21Updated 4 years ago