chenxm1986 / nicsluLinks
Parallel sparse direct solver for circuit simulation
☆48Updated 3 years ago
Alternatives and similar repositories for nicslu
Users that are interested in nicslu are comparing it to the libraries listed below
Sorting:
- Pursuing the best performance of linear solver in circuit simulation☆41Updated 2 months ago
- PACT: A Parallel Compact Thermal Simulator☆64Updated 2 months ago
- GLU - GLU-accelerated Sparse Parellel LU factorization solver V3.0☆37Updated 5 years ago
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆141Updated 2 years ago
- Mt-KaHyPar (Multi-Threaded Karlsruhe Hypergraph Partitioner) is a shared-memory multilevel graph and hypergraph partitioner equipped with…☆167Updated this week
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Updated last year
- An open multiple patterning framework☆80Updated last year
- EDA wiki☆53Updated 2 years ago
- BLAS implementation for Intel FPGA☆77Updated 5 years ago
- ☆35Updated 9 months ago
- A Design Rule Checker with GPU Acceleration☆58Updated 2 years ago
- ☆77Updated 5 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆75Updated last week
- Source code for Multifidielity Thermal Modeling for 2.5D and 3D Multi-Chiplet Architectures☆19Updated last month
- ☆33Updated 5 years ago
- [ICCAD 22]DeePEB: A neural network based PEB solver☆11Updated 2 years ago
- Datasets for EDA LLM research☆35Updated 10 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- EDA physical synthesis optimization kit☆62Updated 2 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆139Updated 2 years ago
- ☆31Updated 3 years ago
- The implementation is based on the Fiduccia-Mattheyses algorithm.☆29Updated 9 years ago
- VLSI placement and routing tool☆15Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- GPU-based logic synthesis tool☆97Updated this week
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆87Updated 6 months ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆57Updated 3 years ago
- ☆92Updated 5 months ago
- ☆17Updated 4 years ago
- ☆107Updated 5 years ago