Alternatives and similar repositories for nicslu

Users that are interested in nicslu are comparing it to the libraries listed below

• chenxm1986 / cktso
  Pursuing the best performance of linear solver in circuit simulation
  ☆38Updated 5 months ago
• sheldonucr / GLU_public
  GLU - GLU-accelerated Sparse Parellel LU factorization solver V3.0
  ☆35Updated 4 years ago
• peaclab / PACT
  PACT: A Parallel Compact Thermal Simulator
  ☆52Updated 5 months ago
• spcl / FBLAS
  BLAS implementation for Intel FPGA
  ☆77Updated 4 years ago
• opendrc / opendrc
  A Design Rule Checker with GPU Acceleration
  ☆53Updated last year
• uvahotspot / HotSpot
  HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.
  ☆122Updated last year
• daitoto / EDA-wiki
  EDA wiki
  ☆53Updated 2 years ago
• kahypar / mt-kahypar
  Mt-KaHyPar (Multi-Threaded Karlsruhe Hypergraph Partitioner) is a shared-memory multilevel graph and hypergraph partitioner equipped with…
  ☆151Updated this week
• limbo018 / OpenMPL
  An open multiple patterning framework
  ☆78Updated last year
• gdsfactory / vtt
  Open source Photonics PDK for VTT's 3 um SOI platform.
  ☆11Updated 2 months ago
• Brilight / DeePEB
  [ICCAD 22]DeePEB: A neural network based PEB solver
  ☆11Updated 2 years ago
• spcl / SMI
  Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware
  ☆16Updated 3 years ago
• JinwooWang / Deep-Learning-For-Analog-Circuit-Sizing
  Combination of Analog Circuit Sizing and DL.
  ☆17Updated 2 years ago
• bu-icsg / TAP-2.5D
  ☆34Updated 4 years ago
• HomerReid / libGDSII
  C++ library and command-line utility for reading GDSII geometry files
  ☆48Updated 4 years ago
• OpenTimer / Parser-SPEF
  A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
  ☆56Updated 3 years ago
• sheldonucr / commercial_thermal_map_dataset
  ☆33Updated 5 months ago
• aolofsson / IDEA
  ☆33Updated 5 years ago
• cornell-brg / pyhdl-eval
  LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs
  ☆16Updated 11 months ago
• kshitij1489 / Graph-Partitioning
  The implementation is based on the Fiduccia-Mattheyses algorithm.
  ☆29Updated 9 years ago
• AlphaSparse / Library
  A sparse BLAS lib supporting multiple backends
  ☆45Updated 5 months ago
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆122Updated 2 years ago
• sstsimulator / sst-macro
  SST Macro Element Library
  ☆37Updated last month
• NVlabs / CircuitOps
  ☆88Updated last month
• pkuzjx / eda-collection
  ☆105Updated 5 years ago
• AlishKanani / MFIT
  Source code for Multifidielity Thermal Modeling for 2.5D and 3D Multi-Chiplet Architectures
  ☆15Updated 5 months ago
• rachelselinar / ReGDS-Logic-Gate-Extraction
  A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …
  ☆31Updated 11 months ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆86Updated last month
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆58Updated 5 years ago
• pku-dasys / cocoon
  An infrastructure for integrated EDA
  ☆41Updated 2 years ago