chenxm1986 / nicsluLinks
Parallel sparse direct solver for circuit simulation
☆48Updated 3 years ago
Alternatives and similar repositories for nicslu
Users that are interested in nicslu are comparing it to the libraries listed below
Sorting:
- Pursuing the best performance of linear solver in circuit simulation☆40Updated last week
- PACT: A Parallel Compact Thermal Simulator☆64Updated 3 months ago
- An open multiple patterning framework☆81Updated last year
- A Design Rule Checker with GPU Acceleration☆58Updated 2 years ago
- ☆35Updated 10 months ago
- EDA wiki☆53Updated 2 years ago
- Mt-KaHyPar (Multi-Threaded Karlsruhe Hypergraph Partitioner) is a shared-memory multilevel graph and hypergraph partitioner equipped with…☆168Updated this week
- The implementation is based on the Fiduccia-Mattheyses algorithm.☆29Updated 9 years ago
- BLAS implementation for Intel FPGA☆77Updated 5 years ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆31Updated last year
- [ICCAD 22]DeePEB: A neural network based PEB solver☆11Updated 2 years ago
- ☆33Updated 5 years ago
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆146Updated 2 years ago
- C++ library and command-line utility for reading GDSII geometry files☆50Updated 5 years ago
- Characterizing and Optimizing EDA Flows for the Cloud (DATE'2021 and TCAD)☆10Updated 4 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆76Updated 3 weeks ago
- Implementation of hMETIS☆13Updated 3 years ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Updated last year
- GLU - GLU-accelerated Sparse Parellel LU factorization solver V3.0☆38Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆89Updated 7 months ago
- ☆77Updated this week
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆20Updated last year
- ☆32Updated 4 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆140Updated 2 years ago
- GPU-based logic synthesis tool☆97Updated 3 weeks ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- Combination of Analog Circuit Sizing and DL.☆17Updated 2 years ago
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆13Updated 5 years ago
- ☆95Updated 5 months ago