chenxm1986 / nicslu
Parallel sparse direct solver for circuit simulation
☆39Updated 2 years ago
Related projects: ⓘ
- Pursuing the best performance of linear solver in circuit simulation☆20Updated 2 months ago
- PACT: A Parallel Compact Thermal Simulator☆43Updated last month
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆75Updated 10 months ago
- ☆20Updated 3 years ago
- A Design Rule Checker with GPU Acceleration☆36Updated last year
- GLU - GLU-accelerated Sparse Parellel LU factorization solver V3.0☆30Updated 3 years ago
- ☆28Updated 4 years ago
- Implementation of hMETIS☆10Updated 2 years ago
- EDA wiki☆48Updated last year
- BLAS implementation for Intel FPGA☆75Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 3 weeks ago
- A sparse BLAS lib supporting multiple backends☆38Updated 7 months ago
- This the contains the test examples and validator tool for the ISPD2021 Wafer-Scale Physics Modeling contest.☆18Updated 3 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆54Updated 5 months ago
- An open multiple patterning framework☆68Updated 4 months ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆50Updated 2 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆17Updated last year
- Global Router Built for ICCAD Contest 2019☆29Updated 4 years ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆27Updated 3 weeks ago
- SST Macro Element Library☆34Updated last month
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆72Updated this week
- ☆46Updated last month
- ☆28Updated 2 years ago
- ☆95Updated 4 years ago
- OpenDesign Flow Database☆15Updated 5 years ago
- The implementation is based on the Fiduccia-Mattheyses algorithm.☆27Updated 8 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆37Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆50Updated 4 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆96Updated 6 months ago
- A searchable Python interface to the SuiteSparse Matrix Collection☆39Updated 2 years ago