chenxm1986 / nicslu
Parallel sparse direct solver for circuit simulation
☆43Updated 2 years ago
Alternatives and similar repositories for nicslu:
Users that are interested in nicslu are comparing it to the libraries listed below
- Pursuing the best performance of linear solver in circuit simulation☆38Updated 2 months ago
- GLU - GLU-accelerated Sparse Parellel LU factorization solver V3.0☆33Updated 4 years ago
- PACT: A Parallel Compact Thermal Simulator☆46Updated last month
- ☆30Updated 3 years ago
- [ICCAD 22]DeePEB: A neural network based PEB solver☆10Updated 2 years ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆12Updated 8 months ago
- ☆16Updated this week
- The implementation is based on the Fiduccia-Mattheyses algorithm.☆29Updated 8 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆66Updated 5 months ago
- ☆34Updated 5 years ago
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆108Updated last year
- A graph linear algebra overlay☆51Updated last year
- EDA wiki☆52Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆45Updated this week
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆55Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆90Updated 6 months ago
- A Design Rule Checker with GPU Acceleration☆48Updated last year
- ☆29Updated last year
- SST Macro Element Library☆37Updated last week
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆81Updated 3 months ago
- An open-source 3D IC design platform that leverages existing open EDA tools while incorporating tailored abstractions and customizations …☆25Updated 5 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated 3 weeks ago
- Mt-KaHyPar (Multi-Threaded Karlsruhe Hypergraph Partitioner) is a shared-memory multilevel graph and hypergraph partitioner equipped with…☆140Updated last week
- An infrastructure for integrated EDA☆38Updated last year
- Python iterface for Cadence LEF/DEF parser.☆17Updated last year
- An open multiple patterning framework☆75Updated 11 months ago
- ☆26Updated last year
- A sparse BLAS lib supporting multiple backends☆43Updated 2 months ago
- EDA physical synthesis optimization kit☆52Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 8 months ago