chenxm1986 / nicsluLinks
Parallel sparse direct solver for circuit simulation
☆43Updated 3 years ago
Alternatives and similar repositories for nicslu
Users that are interested in nicslu are comparing it to the libraries listed below
Sorting:
- Pursuing the best performance of linear solver in circuit simulation☆37Updated 4 months ago
- PACT: A Parallel Compact Thermal Simulator☆48Updated 4 months ago
- [ICCAD 22]DeePEB: A neural network based PEB solver☆11Updated 2 years ago
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆114Updated last year
- EDA wiki☆54Updated 2 years ago
- BLAS implementation for Intel FPGA☆78Updated 4 years ago
- Source code for Multifidielity Thermal Modeling for 2.5D and 3D Multi-Chiplet Architectures☆13Updated 4 months ago
- VLSI placement and routing tool☆14Updated last year
- GLU - GLU-accelerated Sparse Parellel LU factorization solver V3.0☆35Updated 4 years ago
- ☆29Updated last year
- A Design Rule Checker with GPU Acceleration☆51Updated last year
- An infrastructure for integrated EDA☆41Updated last year
- ☆33Updated 4 years ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆14Updated 10 months ago
- ☆33Updated 5 years ago
- A sparse BLAS lib supporting multiple backends☆43Updated 4 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆69Updated 3 weeks ago
- Implementation of hMETIS☆12Updated 2 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- A LEF/DEF Utility.☆31Updated 5 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆52Updated last month
- agile hardware-software co-design☆48Updated 3 years ago
- The implementation is based on the Fiduccia-Mattheyses algorithm.☆29Updated 8 years ago
- 3D-ICE Official github repository☆23Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated last month
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆16Updated last year
- ☆72Updated 2 weeks ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆41Updated 6 years ago
- SMT-based-STDCELL-Layout-Generator☆18Updated 3 years ago