chenxm1986 / nicsluLinks
Parallel sparse direct solver for circuit simulation
☆48Updated 3 years ago
Alternatives and similar repositories for nicslu
Users that are interested in nicslu are comparing it to the libraries listed below
Sorting:
- Pursuing the best performance of linear solver in circuit simulation☆40Updated last month
- GLU - GLU-accelerated Sparse Parellel LU factorization solver V3.0☆37Updated 5 years ago
- PACT: A Parallel Compact Thermal Simulator☆59Updated last month
- A Design Rule Checker with GPU Acceleration☆58Updated 2 years ago
- An open multiple patterning framework☆79Updated last year
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆134Updated 2 years ago
- BLAS implementation for Intel FPGA☆77Updated 4 years ago
- EDA wiki☆53Updated 2 years ago
- Mt-KaHyPar (Multi-Threaded Karlsruhe Hypergraph Partitioner) is a shared-memory multilevel graph and hypergraph partitioner equipped with…☆164Updated this week
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Updated last year
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆73Updated 2 weeks ago
- The implementation is based on the Fiduccia-Mattheyses algorithm.☆29Updated 9 years ago
- ☆34Updated 8 months ago
- ☆33Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 6 months ago
- A sparse BLAS lib supporting multiple backends☆47Updated last week
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆57Updated 3 years ago
- [ICCAD 22]DeePEB: A neural network based PEB solver☆11Updated 2 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Updated 3 years ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆31Updated last year
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆20Updated last year
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- An EDA toolchain for interval thermal simulations of 2D multi-/many-cores in an open system.☆70Updated this week
- Open Source Detailed Placement engine☆39Updated 5 years ago
- VLSI placement and routing tool☆15Updated last year
- ☆77Updated 4 months ago
- ☆106Updated 5 years ago
- Source code for Multifidielity Thermal Modeling for 2.5D and 3D Multi-Chiplet Architectures☆19Updated 3 weeks ago
- Implementation of hMETIS☆13Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year