chenxm1986 / cktsoLinks
Pursuing the best performance of linear solver in circuit simulation
☆40Updated 3 weeks ago
Alternatives and similar repositories for cktso
Users that are interested in cktso are comparing it to the libraries listed below
Sorting:
- Parallel sparse direct solver for circuit simulation☆47Updated 3 years ago
- ☆31Updated 3 years ago
- BLAS implementation for Intel FPGA☆77Updated 4 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- ☆17Updated 4 years ago
- ☆40Updated last week
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Updated last year
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆31Updated 11 months ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 10 months ago
- ☆50Updated 3 months ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆20Updated last year
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆77Updated 3 years ago
- Mt-KaHyPar (Multi-Threaded Karlsruhe Hypergraph Partitioner) is a shared-memory multilevel graph and hypergraph partitioner equipped with…☆160Updated last week
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆20Updated 11 months ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- Polyhedral High-Level Synthesis in MLIR☆34Updated 2 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆16Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆48Updated 2 months ago
- SST Macro Element Library☆36Updated last week
- A heterogeneous accelerator-centric compute cluster☆30Updated last week
- ☆32Updated 11 months ago
- ☆61Updated this week
- EDA wiki☆53Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆69Updated 6 months ago