Alternatives and similar repositories for mingw-bundledlls:

Users that are interested in mingw-bundledlls are comparing it to the libraries listed below

• enjoy-digital / thunderscope
  LiteX based FPGA gateware for Thunderscope.
  ☆23Updated 11 months ago
• ulixxe / usb_dfu
  Full Speed USB DFU interface for FPGA and ASIC designs
  ☆17Updated 10 months ago
• alexforencich / pin-uart
  FPGA board-level debugging and reverse-engineering tool
  ☆33Updated last year
• hamsternz / MMCM_GPSDO
  An all-digital GPS disciplined oscillator using MMCM phase shift.
  ☆27Updated 2 years ago
• openXC7 / toolchain-installer
  Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7
  ☆65Updated 7 months ago
• machdyne / lowe
  Löwe FPGA Board
  ☆12Updated last year
• tongchen126 / fpga_pcie_ethernet
  ☆15Updated 2 years ago
• 360nosc0pe / scope
  Siglent SDS1x0xX-E FPGA bitstreams
  ☆40Updated last month
• newaetech / naeusb
  USB library for ChipWhisperer devices
  ☆15Updated 4 months ago
• lawrie / ulx3s_bit_streams
  Bit streams forthe Ulx3s ECP5 device
  ☆16Updated last year
• defparam / PCI2Nano-PCB
  An FPGA/PCI Device Reference Platform
  ☆28Updated 4 years ago
• 360nosc0pe / fpga
  360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams
  ☆16Updated 6 years ago
• enjoy-digital / litex_rp2040_pmod_test
  Test of a RP2040 PMOD attached to a LiteX SoC.
  ☆25Updated last year
• stnolting / fpga_torture
  🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.
  ☆29Updated 2 years ago
• tow3rs / jtag-mpsse-blaster
  Use an MPSSE FTDI device as a JTAG interface in Quartus tools
  ☆17Updated 11 months ago
• meriac / OpenXC7-LiteX
  Container for compiling LiteX HDL FPGA designs using the free OpenXC7 tool chain and GitHub code spaces
  ☆25Updated last year
• fallen / SucreLA
  Open source Logic Analyzer based on LiteX SoC
  ☆24Updated last month
• antmicro / embench-tester
  ☆13Updated last year
• quartiq / bscan_spi_bitstreams
  FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
  ☆53Updated last year
• greatscottgadgets / bucatini
  a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface
  ☆32Updated 3 years ago
• greatscottgadgets / luna-soc
  Amaranth HDL libary for building USB-capable SoC designs.
  ☆19Updated last month
• EEVengers / thunderscope_litex
  LiteX based FPGA gateware for Thunderscope.
  ☆14Updated last month
• azonenberg / jtaghal
  JTAG Hardware Abstraction Library
  ☆36Updated last year
• h1kari / hpcore
  Hogge Phase EMFI Detector
  ☆15Updated 3 years ago
• openXC7 / openXC7-snap
  snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support
  ☆28Updated 6 months ago
• andrewattwood / fuserisc
  Dual RISC-V DISC with integrated eFPGA
  ☆16Updated 3 years ago
• embecosm / riscv-gdbserver
  GDB Server for interacting with RISC-V models, boards and FPGAs
  ☆21Updated 5 years ago
• sparrowgrine / prjtritium
  ☆22Updated 2 years ago
• regymm / GenZ
  ☆16Updated last week
• hansfbaier / colorlight-qmtech-adapter
  Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor
  ☆17Updated 2 years ago