bvernoux / mingw-bundledlls
C native app that takes an EXE file, automatically figures out all the DLL dependencies, and copies them next to the EXE.
☆12Updated last year
Alternatives and similar repositories for mingw-bundledlls:
Users that are interested in mingw-bundledlls are comparing it to the libraries listed below
- Full Speed USB DFU interface for FPGA and ASIC designs☆17Updated last year
- LiteX based FPGA gateware for Thunderscope.☆25Updated last year
- a small simple slow serial FPGA core☆16Updated 4 years ago
- PCIe analyzer experiments☆52Updated 4 years ago
- FPGA board-level debugging and reverse-engineering tool☆36Updated last year
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆28Updated 2 years ago
- ☆15Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆55Updated 2 weeks ago
- 360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams☆16Updated 6 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆40Updated 2 months ago
- ☆14Updated 6 months ago
- LiteX based FPGA gateware for Thunderscope.☆17Updated 3 weeks ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated last year
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆26Updated 5 months ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- ADI Scripts for Linux images☆25Updated this week
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆12Updated 10 months ago
- Amaranth HDL libary for building USB-capable SoC designs.☆20Updated 2 weeks ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆18Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆67Updated 8 months ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- Open source Logic Analyzer based on LiteX SoC☆24Updated 2 months ago
- Hogge Phase EMFI Detector☆15Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- Small footprint and configurable JESD204B core☆41Updated 2 months ago