bvernoux / mingw-bundledlls
C native app that takes an EXE file, automatically figures out all the DLL dependencies, and copies them next to the EXE.
☆12Updated last year
Related projects ⓘ
Alternatives and complementary repositories for mingw-bundledlls
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- LiteX based FPGA gateware for Thunderscope.☆22Updated 9 months ago
- This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced …☆19Updated 3 months ago
- FPGA board-level debugging and reverse-engineering tool☆29Updated last year
- USB library for ChipWhisperer devices☆15Updated 2 months ago
- a small simple slow serial FPGA core☆16Updated 3 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆52Updated last year
- 360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams☆16Updated 6 years ago
- JTAG Hardware Abstraction Library☆36Updated last year
- Full Speed USB DFU interface for FPGA and ASIC designs☆16Updated 8 months ago
- PCIe analyzer experiments☆45Updated 4 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆60Updated 5 months ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆17Updated 2 years ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆24Updated last month
- ☆14Updated 2 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆40Updated last year
- LiteX based FPGA gateware for Thunderscope.☆14Updated this week
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆14Updated 9 months ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆27Updated 4 years ago
- Hogge Phase EMFI Detector☆15Updated 3 years ago
- Small footprint and configurable SPI core☆39Updated 3 weeks ago
- USB capture IP☆19Updated 4 years ago
- USB virtual model in C++ for Verilog☆28Updated last month
- Waveform Generator☆11Updated 2 years ago
- An FPGA/PCI Device Reference Platform☆28Updated 3 years ago
- Small footprint and configurable JESD204B core☆40Updated last month
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- ☆22Updated 2 years ago