Alternatives and similar repositories for displayport-hardware-hacking

Users that are interested in displayport-hardware-hacking are comparing it to the libraries listed below

• azonenberg / jtaghal
  JTAG Hardware Abstraction Library
  ☆36Updated last year
• mattvenn / understanding-tinyfpga-bootloader
  understanding the tinyfpga bootloader
  ☆24Updated 7 years ago
• alexforencich / ftjrev
  JTAG reverse engineering software for FTDI compatible cables
  ☆52Updated 10 years ago
• quartiq / bscan_spi_bitstreams
  FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
  ☆54Updated 2 years ago
• enjoy-digital / thunderscope
  LiteX based FPGA gateware for Thunderscope.
  ☆25Updated last year
• mithro / tmds_encoding
  TMDS encoding tools
  ☆16Updated 7 years ago
• freecores / mmuart
  Simple RS232 UART
  ☆12Updated 9 years ago
• www-asics-ws / usb1_device
  USB 1.1 Device IP Core
  ☆21Updated 7 years ago
• 360nosc0pe / fpga
  360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams
  ☆17Updated 6 years ago
• alexforencich / pin-uart
  FPGA board-level debugging and reverse-engineering tool
  ☆38Updated 2 years ago
• bunnie / netv2-fpga-basic-overlay
  Vivado design for basic NeTV2 FPGA with chroma-based overlay
  ☆20Updated 8 years ago
• ultraembedded / riscv_sbc
  A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.
  ☆29Updated 5 years ago
• ulixxe / usb_dfu
  Full Speed USB DFU interface for FPGA and ASIC designs
  ☆17Updated last year
• jevinskie / litespih4x
  SPI flash MITM and emulation (QSPI is a WIP)
  ☆20Updated 3 years ago
• cyrozap / python-boundary-scan-tools
  Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.
  ☆17Updated 9 years ago
• ZipCPU / wbfmtx
  A wishbone controlled FM transmitter hack
  ☆23Updated last year
• azonenberg / kicad-libraries
  My KiCAD libraries
  ☆17Updated last week
• rprinz08 / arty-s7-multinic
  ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface
  ☆13Updated 4 years ago
• RHSResearchLLC / xvcd
  Xilinx Virtual Cable Daemon
  ☆20Updated 5 years ago
• 360nosc0pe / scope
  Siglent SDS1x0xX-E FPGA bitstreams
  ☆41Updated 5 months ago
• smunaut / iua
  ice40 USB Analyzer
  ☆58Updated 4 years ago
• f32c / tools
  ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)
  ☆22Updated last month
• freecores / freecores.github.io
  Freecores website
  ☆19Updated 8 years ago
• wd5gnr / verifla
  Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm
  ☆33Updated 6 years ago
• 360nosc0pe / yocto
  360nosc0pe Yocto build environment
  ☆12Updated 6 years ago
• MightyDevices / DSITx
  FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display
  ☆20Updated 7 years ago
• greatscottgadgets / luna-soc
  Amaranth HDL libary for building USB-capable SoC designs.
  ☆22Updated 2 weeks ago
• xobs / lxbuildenv
  Simplified environment for litex
  ☆14Updated 4 years ago
• semify-eda / waveform-generator
  Waveform Generator
  ☆11Updated 2 years ago
• medhyal / ecp5-dev-board
  ECP5 FPGA DEV BOARD
  ☆9Updated 4 years ago