mithro / displayport-hardware-hacking
Open Source Hardware Designs for working with DisplayPort and intercepting AUX signals.
☆16Updated 5 years ago
Alternatives and similar repositories for displayport-hardware-hacking:
Users that are interested in displayport-hardware-hacking are comparing it to the libraries listed below
- JTAG Hardware Abstraction Library☆36Updated last year
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Updated 8 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated 2 years ago
- Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.☆16Updated 8 years ago
- NeTV2 SoC based on LiteX☆16Updated 6 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- FPGA code for NeTV2☆12Updated 6 years ago
- Simple RS232 UART☆12Updated 8 years ago
- LiteX based FPGA gateware for Thunderscope.☆25Updated last year
- Waveform Generator☆11Updated 2 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆38Updated 2 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆29Updated 4 years ago
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆28Updated 2 years ago
- JTAG reverse engineering software for FTDI compatible cables☆51Updated 10 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated 4 months ago
- USB 1.1 Device IP Core☆20Updated 7 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Updated 3 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago
- High Speed USB 2.0 capture device based on miniSpartan6+☆59Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- Client for JTAG programmer for AVR microcontrollers☆14Updated last year
- ☆18Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 8 months ago
- PCIe analyzer experiments☆52Updated 4 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆33Updated 6 years ago
- Some Python scripts to program Xilinx FPGAs using OpenOCD☆24Updated 8 years ago