bluecmd / fejkonLinks
Fibre Channel / FICON HBA implemented on FPGA
☆38Updated 4 years ago
Alternatives and similar repositories for fejkon
Users that are interested in fejkon are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable SATA core☆146Updated 3 months ago
- ☆46Updated 3 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆99Updated 5 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆99Updated 2 years ago
- Nvidia/Mellanox Innova-2 Flex Open Programmable SmartNIC Setup and Usage Notes for XCKU15P FPGA Development☆64Updated 4 months ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆106Updated 7 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- LiteX development baseboards arround the SQRL Acorn.☆69Updated 6 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated last week
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Small footprint and configurable JESD204B core☆44Updated 3 months ago
- Experimental flows using nextpnr for Xilinx devices☆49Updated 3 months ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 months ago
- ☆53Updated 3 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆188Updated 3 months ago
- FPGA USB stack written in LiteX☆129Updated 3 years ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆42Updated 9 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated 3 months ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- 妖刀夢渡☆60Updated 6 years ago
- An Open Source configuration of the Arty platform☆132Updated last year
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆81Updated 3 years ago
- CMod-S6 SoC☆42Updated 7 years ago
- An open-source VHDL library for FPGA design.☆31Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- Small footprint and configurable SPI core☆43Updated this week