bluecmd / fejkon
Fibre Channel / FICON HBA implemented on FPGA
☆38Updated 3 years ago
Alternatives and similar repositories for fejkon:
Users that are interested in fejkon are comparing it to the libraries listed below
- A FPGA implementation of the NTP and NTS protocols☆58Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 2 weeks ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆20Updated last year
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆62Updated 8 years ago
- ☆45Updated 3 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated 2 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆95Updated last year
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- Simple framework for building PCIe-based solutions for Altera FPGAs☆47Updated 5 years ago
- Small footprint and configurable JESD204B core☆42Updated 3 months ago
- ☆50Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- Nvidia/Mellanox Innova-2 Flex Open Programmable SmartNIC Setup and Usage Notes for XCKU15P FPGA Development☆60Updated 7 months ago
- Small footprint and configurable SATA core☆138Updated 3 months ago
- Digital FM Radio Receiver for FPGA☆60Updated 9 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆102Updated 6 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- Bitstream relocation and manipulation tool.☆44Updated 2 years ago
- Universal Advanced JTAG Debug Interface☆17Updated 11 months ago
- A wishbone controlled scope for FPGA's☆80Updated last year
- Project X-Ray Database: XC7 Series☆66Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 3 months ago
- An open standard Cache Coherent Fabric Interface repository☆65Updated 5 years ago
- Small footprint and configurable SPI core☆41Updated this week
- An Open Source configuration of the Arty platform☆129Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Test of the USB3 IP Core from Daisho on a Xilinx device☆90Updated 5 years ago