bluecmd / fejkonLinks
Fibre Channel / FICON HBA implemented on FPGA
☆38Updated 4 years ago
Alternatives and similar repositories for fejkon
Users that are interested in fejkon are comparing it to the libraries listed below
Sorting:
- ☆46Updated 3 years ago
- Project X-Ray Database: XC7 Series☆69Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated last week
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Updated 8 months ago
- ☆46Updated 3 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Nvidia/Mellanox Innova-2 Flex Open Programmable SmartNIC Setup and Usage Notes for XCKU15P FPGA Development☆62Updated 2 weeks ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- VexRiscv-SMP integration test with LiteX.☆25Updated 4 years ago
- 妖刀夢渡☆59Updated 6 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆91Updated 5 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆39Updated 5 years ago
- Small footprint and configurable JESD204B core☆42Updated last week
- ☆50Updated 2 years ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆103Updated 6 years ago
- Experimental flows using nextpnr for Xilinx devices☆48Updated this week
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- An open-source VHDL library for FPGA design.☆31Updated 3 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last week
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- A FPGA implementation of the NTP and NTS protocols☆59Updated 2 years ago
- A wishbone controlled scope for FPGA's☆82Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆77Updated 3 years ago
- An Open Source configuration of the Arty platform☆130Updated last year
- FPGA USB stack written in LiteX☆127Updated 3 years ago