bluecmd / fejkon
Fibre Channel / FICON HBA implemented on FPGA
☆38Updated 3 years ago
Alternatives and similar repositories for fejkon:
Users that are interested in fejkon are comparing it to the libraries listed below
- A FPGA implementation of the NTP and NTS protocols☆56Updated last year
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆102Updated 6 years ago
- ☆42Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- FPGA USB 1.1 Low-Speed Implementation☆33Updated 6 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆61Updated 8 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆86Updated 5 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆94Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 6 years ago
- FPGA board-level debugging and reverse-engineering tool☆34Updated last year
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- Nvidia/Mellanox Innova-2 Flex Open Programmable SmartNIC Setup and Usage Notes for XCKU15P FPGA Development☆55Updated 5 months ago
- Small footprint and configurable SATA core☆134Updated last month
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated last month
- RISC-V Processor written in Amaranth HDL☆36Updated 3 years ago
- Open source FPGA-based NIC and platform for in-network compute☆60Updated 3 months ago
- Experimental flows using nextpnr for Xilinx devices☆41Updated this week
- Programmable FPGA-based Network Tester for Multi-10-Gigabit Ethernet☆26Updated 5 years ago
- ☆39Updated 2 years ago
- IEEE P1735 decryptor for VHDL☆29Updated 9 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆30Updated 2 months ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆37Updated 4 years ago
- SGMII☆10Updated 10 years ago
- Extensible FPGA control platform☆57Updated last year
- ☆63Updated 6 years ago