Fibre Channel / FICON HBA implemented on FPGA
☆40May 9, 2021Updated 4 years ago
Alternatives and similar repositories for fejkon
Users that are interested in fejkon are comparing it to the libraries listed below
Sorting:
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- GCC port rewrite for OpenRISC☆12May 28, 2025Updated 9 months ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 6 years ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Aug 16, 2021Updated 4 years ago
- A packer plugin for OpenBSD's vmm☆12Nov 15, 2018Updated 7 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Feb 20, 2026Updated last week
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Protoboard cartridge for the Hackaday 2019 Supercon badge☆17Nov 12, 2019Updated 6 years ago
- Quickstart for building FPGA code for NeTV2☆88Jul 13, 2023Updated 2 years ago
- NeTV2 SoC based on LiteX☆17Jul 17, 2018Updated 7 years ago
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 6 years ago
- Parametric OpenSCAD model for making coil forms for coax-traps for wire antennas.☆17Jun 25, 2020Updated 5 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆13Oct 24, 2017Updated 8 years ago
- Python interface to PCIE☆40Apr 30, 2018Updated 7 years ago
- Notes on/tools for/new firmware for (?) a PDC002 USB PD cable☆17Apr 8, 2021Updated 4 years ago
- Verilog based simulation modell for 7 Series PLL☆17May 4, 2020Updated 5 years ago
- standalone python host-side module to talk to OpenVizsla devices, based on LibOV [archived]☆18Feb 1, 2024Updated 2 years ago
- Duct allows you to embed a Gemfile in a single file script☆27Oct 4, 2015Updated 10 years ago
- ☆15May 11, 2025Updated 9 months ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- Deb/RPM and container images for both amd64 and arm64, multiple OS's and versions☆20Feb 7, 2026Updated 3 weeks ago
- Utilities to flash Fomu from a Raspberry Pi☆23Jan 26, 2022Updated 4 years ago
- EasyNIC: an easy-to-use host interface for network cards☆43May 30, 2018Updated 7 years ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆58Updated this week
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Verilog Language Extension for Visual Studio☆20Jan 14, 2026Updated last month
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 2 years ago
- VFIO subsystem and Aspeed machines☆22Updated this week
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆108Jun 23, 2018Updated 7 years ago
- IBM 3270 terminal controller - IBM 3174 replacement☆60Feb 8, 2026Updated 3 weeks ago
- ☆25Sep 27, 2018Updated 7 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 5 years ago
- Ruby Interface to OpenBSD pledge(2) system call☆26Aug 23, 2025Updated 6 months ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆30May 10, 2020Updated 5 years ago