arianhajiz / linear-control-systems-project
Design of a lead-lag controller
☆9Updated last year
Alternatives and similar repositories for linear-control-systems-project:
Users that are interested in linear-control-systems-project are comparing it to the libraries listed below
- RISC-V Embedded Processor for Approximate Computing☆125Updated last week
- ☆12Updated 9 months ago
- ☆12Updated 4 months ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 3 months ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year
- This repository contains the details of controlling a 3-DOF robotic arm with 4 servo motors using FPGA. The design is execute using the N…☆20Updated 2 years ago
- ☆16Updated 9 months ago
- ROS 2 Hardware Acceleration Working Group community governance model & list of projects☆64Updated last year
- Automated Integration of High-Level Synthesis FPGA Modules with ROS2 Systems☆23Updated 4 years ago
- ☆13Updated 2 years ago
- ☆109Updated last year
- ☆17Updated last year
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆26Updated 2 years ago
- This repository contains all labs done as a part of the Embedded Logic and Design course.☆23Updated 6 years ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆98Updated 9 months ago
- UART implementation using verilog☆18Updated 2 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆237Updated 9 months ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆19Updated last year
- This repo provide an index of VLSI content creators and their materials☆149Updated 8 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆125Updated 9 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆75Updated last year
- RISC-V-5 stage pipelined in verilog☆11Updated 4 years ago
- ☆13Updated 4 months ago
- Trying to get a new skill☆22Updated 3 months ago
- SystemVerilog Tutorial☆139Updated last month
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆27Updated 11 months ago
- FPGA Design of a Neural Network for Color Detection☆75Updated 2 months ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆98Updated 4 years ago
- The Kria Robotics Stack (KRS) is a ROS 2 superset for industry, an integrated set of robot libraries and utilities to accelerate the deve…☆55Updated 4 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆57Updated 2 years ago