arianhajiz / linear-control-systems-project
Design of a lead-lag controller
☆9Updated last year
Alternatives and similar repositories for linear-control-systems-project:
Users that are interested in linear-control-systems-project are comparing it to the libraries listed below
- RISC-V Embedded Processor for Approximate Computing☆124Updated 3 weeks ago
- ☆12Updated 8 months ago
- ☆12Updated 3 months ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 2 months ago
- ROS 2 Hardware Acceleration Working Group community governance model & list of projects☆64Updated last year
- ☆17Updated last year
- ☆16Updated 8 months ago
- This repository contains the details of controlling a 3-DOF robotic arm with 4 servo motors using FPGA. The design is execute using the N…☆19Updated 2 years ago
- ☆20Updated 3 months ago
- RISC-V-5 stage pipelined in verilog☆11Updated 4 years ago
- The Kria Robotics Stack (KRS) is a ROS 2 superset for industry, an integrated set of robot libraries and utilities to accelerate the deve…☆52Updated 3 months ago
- Automated Integration of High-Level Synthesis FPGA Modules with ROS2 Systems☆23Updated 4 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year
- ☆13Updated 2 years ago
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆26Updated last year
- opensource EDA tool flor VLSI design☆32Updated last year
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆17Updated 11 months ago
- This repository contains all labs done as a part of the Embedded Logic and Design course.☆23Updated 6 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆22Updated 9 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆122Updated 8 months ago
- Kria Vitis platforms and overlays☆96Updated 2 weeks ago
- ☆28Updated 11 months ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆10Updated 7 months ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆95Updated 4 years ago
- FPGA Design of a Neural Network for Color Detection☆75Updated last month
- UART implementation using verilog☆16Updated 2 years ago
- This repo provide an index of VLSI content creators and their materials☆147Updated 7 months ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆58Updated 4 months ago
- SystemVerilog Tutorial☆138Updated last week
- Implementation of RISC-V RV32I☆17Updated 2 years ago