Alternatives and similar repositories for Digital-Logic-Circuits-with-VHDL

Users that are interested in Digital-Logic-Circuits-with-VHDL are comparing it to the libraries listed below

• tarasap / Microcontroller-4031
  ☆12Updated 10 months ago
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆410Updated last month
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆794Updated 2 months ago
• ghdl / ghdl
  VHDL 2008/93/87 simulator
  ☆2,668Updated last week
• VLSI-EDA / PoC
  The PoC Library has been forked to github.com/VHDL/PoC. See new address below
  ☆595Updated 3 months ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆807Updated last week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,353Updated last week
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆665Updated last month
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,132Updated this week
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆575Updated 3 years ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆674Updated 3 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆479Updated this week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆720Updated last week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆462Updated 4 months ago
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆401Updated last year
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆597Updated 7 years ago
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆251Updated last month
• mohamedazizbelhouchet / RISC-V-PIPELINED-PROCESSOR-Implementation
  This project aims to implement a pipelined processor based on the RISC-V instruction set architecture (ISA) using Vivado and Verilog. The…
  ☆17Updated last year
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆838Updated 8 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆602Updated 6 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,397Updated last week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,136Updated 5 months ago
• Test134n / 32-Verilog-Mini-Projects
  Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …
  ☆20Updated 3 months ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆435Updated 3 years ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,118Updated 4 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆668Updated last week
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆842Updated 4 years ago
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆407Updated this week
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆655Updated 8 months ago
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆854Updated 4 months ago