Alternatives and similar repositories for Digital-Logic-Circuits-with-VHDL:

Users that are interested in Digital-Logic-Circuits-with-VHDL are comparing it to the libraries listed below

• tarasap / Microcontroller-4031
  ☆12Updated 2 months ago
• phoeniX-Digital-Design / phoeniX
  RISC-V Embedded Processor for Approximate Computing
  ☆122Updated 3 months ago
• IUST-Computer-Organization / LUMOS
  Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor
  ☆48Updated last month
• arianhajiz / linear-control-systems-project
  Design of a lead-lag controller
  ☆9Updated last year
• Ummidichandrika / 100-Days-of-RTL
  ☆108Updated last year
• abdelazeem201 / ASIC-Design-Roadmap
  The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…
  ☆300Updated 5 months ago
• cluelogic / uvm-tutorial-for-candy-lovers
  Source code repo for UVM Tutorial for Candy Lovers
  ☆181Updated 7 years ago
• ARC-Lab-UF / sv-tutorial
  SystemVerilog Tutorial
  ☆124Updated this week
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆385Updated this week
• amradel2020 / vlsi_linkedin_index
  This repo provide an index of VLSI content creators and their materials
  ☆141Updated 6 months ago
• rajdeep66 / edaBundle_whyRD
  opensource EDA tool flor VLSI design
  ☆31Updated last year
• snbk001 / Verilog-Design-Examples
  Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…
  ☆105Updated last year
• OrsuVenkataKrishnaiah1235 / RTL-Coding
  "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"
  ☆13Updated last year
• raysalemi / Python4RTLVerification
  ☆130Updated 2 years ago
• alfadelta10010 / COD-Lab
  Instructions & Assignments for COD Lab - UE22EC352A
  ☆4Updated 3 months ago
• Psichico / Universal_Verification_Methodology
  ☆11Updated 2 years ago
• lucky-wfw / ARM_AMBA_Design
  Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
  ☆116Updated 3 years ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆270Updated last year
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆285Updated 3 years ago
• FPGADude / Digital-Design
  Verilog HDL files
  ☆123Updated 8 months ago
• mayurkubavat / UVM-Examples
  UVM examples and projects
  ☆125Updated 6 years ago
• GodelMachine / AHB2
  AMBA AHB 2.0 VIP in SystemVerilog UVM
  ☆145Updated 4 years ago
• prajwalgekkouga / AHB-to-APB-Bridge
  The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…
  ☆54Updated 2 years ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆479Updated this week
• VerificationExcellence / SystemVerilogAssertions
  Examples and reference for System Verilog Assertions
  ☆83Updated 7 years ago
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆257Updated 2 years ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆413Updated 2 years ago
• michaelehab / AES-Verilog
  Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL
  ☆89Updated 2 years ago
• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆237Updated 11 years ago