antmicro / renode-board-visualization

Related projects ⓘ

Alternatives and complementary repositories for renode-board-visualization

• umarcor / hwstudio
  GUI editor for hardware description designs
  ☆27Updated last year
• ultraembedded / core_ulpi_wrapper
  ULPI Link Wrapper (USB Phy Interface)
  ☆24Updated 4 years ago
• hdl / symbolator
  Generate symbols from HDL components/modules
  ☆20Updated last year
• stnolting / cjtag_bridge
  🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.
  ☆22Updated 2 years ago
• mmicko / cross-fpga
  Cross compile FPGA tools
  ☆22Updated 3 years ago
• mattvenn / ws2812-core
  verilog core for ws2812 leds
  ☆31Updated 3 years ago
• tinyvision-ai-inc / Vision-FPGA-SoM
  tinyVision.ai Vision & Sensor FPGA System on Module
  ☆44Updated 3 years ago
• antmicro / usb-test-suite-build
  Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores
  ☆50Updated last year
• Efinix-Inc / xyloni
  This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.
  ☆40Updated last year
• antmicro / renode-test-action
  GitHub Action allowing to run tests in the Renode framework
  ☆16Updated last month
• jsyk / miilink
  Connecting FPGA and MCU using Ethernet RMII
  ☆22Updated 8 years ago
• wavedrom / vcd-samples
  sample VCD files
  ☆36Updated 9 months ago
• 360nosc0pe / scope
  Siglent SDS1x0xX-E FPGA bitstreams
  ☆40Updated last year
• TUT-ASI / leon3-grlib-gpl-mirror
  Automated Git mirror of Gaisler's GRLIB/Leon3 releases
  ☆16Updated 4 months ago
• wavedrom / verilog
  wavedrom to verilog converter
  ☆15Updated 3 years ago
• www-asics-ws / usb1_device
  USB 1.1 Device IP Core
  ☆18Updated 7 years ago
• lambdaconcept / lambdaUSB
  A configurable USB 2.0 device core
  ☆30Updated 4 years ago
• BerkeleyLab / Marble-Mini
  "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE
  ☆17Updated 3 years ago
• julianfl0w / openStreamHDL
  VHDL Code for infrastructural blocks (designed for FPGA)
  ☆13Updated 2 years ago
• YosysHQ / padring
  A padring generator for ASICs
  ☆22Updated last year
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆54Updated last month
• bunnie / netlist-checker
  EDIF netlist checker tool
  ☆24Updated 2 years ago
• ultraembedded / core_usb_fs_phy
  USB Full Speed PHY
  ☆39Updated 4 years ago
• Digilent / Arty-A7-35-XADC
  ☆18Updated 4 years ago
• Gekkio / docker-fpga
  Dockerized FPGA toolchain experiments
  ☆28Updated 9 months ago
• wavedrom / datasheet
  datasheet generator
  ☆28Updated 4 months ago
• drom / logidrom
  Digital Circuit rendering engine
  ☆35Updated last year
• hdl-util / mipi-ccs
  Control a MIPI Camera over I2C
  ☆21Updated 4 years ago
• mattvenn / flipflop_demo
  Flip flop setup, hold & metastability explorer tool
  ☆31Updated 2 years ago
• antmicro / visual-system-designer-app
  Visual System Designer local app
  ☆16Updated 6 months ago