☆21Aug 7, 2023Updated 2 years ago
Alternatives and similar repositories for renode-board-visualization
Users that are interested in renode-board-visualization are comparing it to the libraries listed below
Sorting:
- Visual System Designer local app☆27May 7, 2025Updated 10 months ago
- ☆12May 22, 2024Updated last year
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- ☆112Mar 13, 2026Updated last week
- A collection of demos for PlatformIO framework and Renode simulation platform integration.☆69Jul 16, 2023Updated 2 years ago
- Battle-tested nix env for Zephyr RTOS developers☆27Feb 3, 2024Updated 2 years ago
- GitHub Action allowing to run tests in the Renode framework☆21Jan 13, 2026Updated 2 months ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- ☆14Oct 18, 2023Updated 2 years ago
- ☆21Mar 13, 2026Updated last week
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- Zephyr examples and drivers for the nRF9160 Feather and nRF9151 Feather☆53Feb 14, 2026Updated last month
- ☆12Oct 23, 2023Updated 2 years ago
- ☆22Updated this week
- This repository contains icebreaker examples for migen.☆12Jan 4, 2019Updated 7 years ago
- Texor is a lightweight, native deep learning library for Python with a familiar PyTorch-style API, built for clarity, speed, and extensib…☆15Aug 29, 2025Updated 6 months ago
- a custom 16bit cpu☆17Oct 20, 2024Updated last year
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- Spiking neural network inference engine for 7-Series FPGAs☆27Aug 31, 2025Updated 6 months ago
- Flip flop setup, hold & metastability explorer tool☆52Oct 28, 2022Updated 3 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated last week
- HLS & hls4ml Tutorial☆16Aug 5, 2020Updated 5 years ago
- GPRS module for lwIP☆25Sep 20, 2016Updated 9 years ago
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOC☆10Apr 12, 2021Updated 4 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Reusable steps and workflows for GitHub Actions☆33Updated this week
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 5 months ago
- The BYTE hands free interface☆10Oct 11, 2021Updated 4 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆12Jul 12, 2020Updated 5 years ago
- GHDL C extensions☆11Feb 20, 2020Updated 6 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- Unified Coverage Interoperability Standard (UCIS)☆14Jan 28, 2026Updated last month
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- VUnit and Cocotb Smashed Together☆15May 31, 2024Updated last year
- Exploring synthetic aperture radar imaging by building real hardware☆13Mar 2, 2022Updated 4 years ago
- A GOLD Engine implementation in FPC☆12Aug 12, 2023Updated 2 years ago