☆21Aug 7, 2023Updated 2 years ago
Alternatives and similar repositories for renode-board-visualization
Users that are interested in renode-board-visualization are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Visual System Designer local app☆28May 7, 2025Updated 11 months ago
- ☆12May 22, 2024Updated last year
- ☆114Apr 2, 2026Updated last week
- GitHub Action allowing to run tests in the Renode framework☆21Jan 13, 2026Updated 2 months ago
- Battle-tested nix env for Zephyr RTOS developers☆27Feb 3, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- ☆22Apr 3, 2026Updated last week
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- ☆12Oct 23, 2023Updated 2 years ago
- Zephyr examples and drivers for the nRF9160 Feather and nRF9151 Feather☆54Mar 27, 2026Updated 2 weeks ago
- This repository contains icebreaker examples for migen.☆12Jan 4, 2019Updated 7 years ago
- ☆24Apr 2, 2026Updated last week
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- Flip flop setup, hold & metastability explorer tool☆52Oct 28, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated 3 weeks ago
- GPRS module for lwIP☆25Sep 20, 2016Updated 9 years ago
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOC☆10Apr 12, 2021Updated 4 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Reusable steps and workflows for GitHub Actions☆33Updated this week
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 6 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated last month
- The BYTE hands free interface☆10Oct 11, 2021Updated 4 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 2 years ago
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆12Jul 12, 2020Updated 5 years ago
- GHDL C extensions☆11Feb 20, 2020Updated 6 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- Unified Coverage Interoperability Standard (UCIS)☆14Jan 28, 2026Updated 2 months ago
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- VUnit and Cocotb Smashed Together☆16May 31, 2024Updated last year
- Exploring synthetic aperture radar imaging by building real hardware☆13Mar 2, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A GOLD Engine implementation in FPC☆12Aug 12, 2023Updated 2 years ago
- ☆25Apr 1, 2026Updated last week
- 80486 emulator with SVGA in BASIC, by jepalza☆13Jun 2, 2021Updated 4 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated last month
- esp32 aliyun access example☆11Mar 3, 2022Updated 4 years ago
- ☆10Apr 8, 2021Updated 5 years ago