Alternatives and similar repositories for renode-board-visualization

Users that are interested in renode-board-visualization are comparing it to the libraries listed below

• antmicro / visual-system-designer-app
  Visual System Designer local app
  ☆24Updated last month
• Efinix-Inc / xyloni
  This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.
  ☆42Updated 2 years ago
• jsyk / miilink
  Connecting FPGA and MCU using Ethernet RMII
  ☆23Updated 9 years ago
• hansfbaier / ch569-usb3-board
  USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569
  ☆26Updated 2 years ago
• rnunes2311 / tt07-12bit_SAR_ADC
  12 bit SAR ADC for TinyTapeout 7
  ☆12Updated last year
• umarcor / hwstudio
  GUI editor for hardware description designs
  ☆28Updated last year
• tinyvision-ai-inc / Vision-FPGA-SoM
  tinyVision.ai Vision & Sensor FPGA System on Module
  ☆45Updated 4 years ago
• ultraembedded / core_ulpi_wrapper
  ULPI Link Wrapper (USB Phy Interface)
  ☆28Updated 5 years ago
• blackmesalabs / sump3
  sump3 logic analyzer
  ☆21Updated last month
• sergachev / litex-template
  Template project for LiteX-based SoCs
  ☆21Updated last week
• controlpaths / litefury_rp5
  Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1
  ☆29Updated last year
• esynr3z / adc-eval
  📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC
  ☆21Updated 2 years ago
• BerkeleyLab / Marble-Mini
  "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE
  ☆19Updated 3 years ago
• antmicro / zynq-video-board
  Open Hardware carrier board supporting modules with Zynq 7000 All Programmable SoC devices.
  ☆58Updated last year
• tomverbeure / bscan_tools
  Various JTAG boundary scan tools
  ☆35Updated 4 years ago
• intergalaktik / ulx4m
  PCB for ULX4M FPGA R&D board
  ☆51Updated 2 months ago
• antmicro / ecp5-dc-scm
  Experimental Lattice ECP5-driven Data Center Security Communication Module
  ☆21Updated 11 months ago
• azonenberg / protohdl
  Streaming FPGA/ASIC code generator for Google Protocol Buffers.
  ☆17Updated 4 years ago
• psychogenic / microcotb
  micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop
  ☆14Updated 4 months ago
• Wren6991 / OpenDAP
  ☆23Updated 2 years ago
• varunnagpaal / Analog-Design-Modelling
  Analog Hardware Hands on Design Labs and Modelling using SPICE Tools (NI Multisim, LTSpice)
  ☆25Updated 6 years ago
• perehinik / Logic_Analyzer_PCB
  KiCad PCB project of Logic Analyzer
  ☆42Updated 4 years ago
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆79Updated 6 months ago
• mattvenn / ws2812-core
  verilog core for ws2812 leds
  ☆33Updated 3 years ago
• yrrapt / caravel_amsat_txrx_ic
  ☆30Updated 4 years ago
• wd5gnr / verifla
  Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm
  ☆33Updated 6 years ago
• polarfire-soc / polarfire-soc-linux-examples
  ☆16Updated 3 months ago
• mnentwig / busbridge3
  Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency
  ☆18Updated 6 years ago
• lambdaconcept / lambdasoc
  ☆44Updated 3 months ago
• texane / absenc
  Absolute encoder VHDL core
  ☆20Updated 8 years ago