☆25Aug 7, 2023Updated 2 years ago
Alternatives and similar repositories for renode-board-visualization
Users that are interested in renode-board-visualization are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Visual System Designer local app☆32May 7, 2025Updated last year
- ☆12May 22, 2024Updated 2 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- GitHub Action allowing to run tests in the Renode framework☆21Jan 13, 2026Updated 5 months ago
- Battle-tested nix env for Zephyr RTOS developers☆27Jun 12, 2026Updated 2 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- ☆26Jun 9, 2026Updated 3 weeks ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39May 24, 2026Updated last month
- ☆12Oct 23, 2023Updated 2 years ago
- Zephyr examples and drivers for the nRF9160 Feather and nRF9151 Feather☆57Jun 21, 2026Updated last week
- This repository contains icebreaker examples for migen.☆12May 24, 2026Updated last month
- ☆25Updated this week
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- Flip flop setup, hold & metastability explorer tool☆53Oct 28, 2022Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated 3 months ago
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOC☆10Apr 12, 2021Updated 5 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Reusable steps and workflows for GitHub Actions☆34Jun 21, 2026Updated last week
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 9 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 4 months ago
- iThome 2021 (13屆) 鐵人賽【arm platforms組】 ─ 爭什麼，把AI和MCU摻在一起做tinyML就對了！☆10Oct 22, 2021Updated 4 years ago
- The BYTE hands free interface☆10Oct 11, 2021Updated 4 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- GHDL C extensions☆12Feb 20, 2020Updated 6 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- Unified Coverage Interoperability Standard (UCIS)☆14Jan 28, 2026Updated 5 months ago
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- VUnit and Cocotb Smashed Together☆16May 31, 2024Updated 2 years ago
- Exploring synthetic aperture radar imaging by building real hardware☆13Mar 2, 2022Updated 4 years ago
- esp32-genesis-player (work in progress)☆11Dec 20, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 80486 emulator with SVGA in BASIC, by jepalza☆13Jun 2, 2021Updated 5 years ago
- ☆28Jun 23, 2026Updated last week
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 4 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- esp32 aliyun access example☆11Mar 3, 2022Updated 4 years ago
- ☆10Apr 8, 2021Updated 5 years ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆16Apr 10, 2025Updated last year