antmicro / renode-board-visualization
☆16Updated last year
Alternatives and similar repositories for renode-board-visualization:
Users that are interested in renode-board-visualization are comparing it to the libraries listed below
- "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE☆18Updated 3 years ago
- Visual System Designer local app☆21Updated 10 months ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- ☆17Updated 4 years ago
- GUI editor for hardware description designs☆28Updated last year
- Small footprint and configurable JESD204B core☆41Updated 2 months ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- verilog core for ws2812 leds☆32Updated 3 years ago
- micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop☆13Updated last month
- Connecting FPGA and MCU using Ethernet RMII☆23Updated 9 years ago
- Small footprint and configurable Inter-Chip communication cores☆56Updated last month
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 3 months ago
- ☆41Updated 4 years ago
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆25Updated 2 years ago
- ☆30Updated 4 years ago
- wavedrom to verilog converter☆15Updated 3 years ago
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆20Updated 9 years ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- Open source FreeRTOS SDK for EOS S3 MCU+eFPGA SoC including gateware, software and documentation under QuickLogic Open Reconfigurable Com…☆46Updated last year
- 100% open source dev kit for EOS S3 MCU+eFPGA SoC supported by fully open source SDK and FPGA Toolchain☆60Updated 3 years ago
- GitHub Action allowing to run tests in the Renode framework☆18Updated last week
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆20Updated 5 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆38Updated 3 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆25Updated 3 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- ☆12Updated 3 years ago
- ☆20Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- tinyVision.ai Vision & Sensor FPGA System on Module☆46Updated 3 years ago