antmicro / visual-system-designer-appLinks
Visual System Designer local app
☆25Updated 3 months ago
Alternatives and similar repositories for visual-system-designer-app
Users that are interested in visual-system-designer-app are comparing it to the libraries listed below
Sorting:
- Debug and parallel trace hardware for CORTEX-M (FPGA + support code)☆159Updated 4 months ago
- JTAG boundary scan debug & test tool.☆157Updated 10 months ago
- ☆18Updated 2 years ago
- Hardware Description from Technical Documentation☆12Updated 6 months ago
- sump3 logic analyzer☆27Updated last week
- Automation scripts for generating PCB documentation from KiCad projects☆12Updated 2 months ago
- Use SWD debugging over USB-C debug accessory mode☆38Updated last year
- A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.☆45Updated 2 years ago
- Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.☆149Updated 4 years ago
- This repository groups a set of tools using svd features for debuging...☆29Updated 2 years ago
- Track Length Calculator☆24Updated last year
- ☆24Updated 2 years ago
- Footprints and template for making your own M.2 devices☆110Updated this week
- Python interface to OpenEMS, for PCB trace simulation. Accepts Gerber files as input. Features automatic grid generation and postprocess…☆152Updated last month
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- Generating, exporting and analyzing CPU fault conditions on Arm Cortex-M series microcontrollers.☆25Updated 10 months ago
- Standalone OpenOCD and CMSIS-SVD based peripheral register viewer written on Python☆33Updated 6 years ago
- Test and measurement hardware abstraction library and protocol decodes. This is the library only. Most users should use scopehal-apps.☆248Updated this week
- A lightweight Controller Area Network (CAN) controller in VHDL☆28Updated 10 months ago
- ☆55Updated 7 months ago
- J-Link Zephyr RTOS plugin☆34Updated last year
- A Grako-based parser for IEEE 1149.1 Boundary-Scan Description Language (BSDL) files☆26Updated 4 years ago
- FPGA Design for the ebaz4205 board.☆23Updated 4 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆83Updated 4 years ago
- Tecktronx MSO20xx/DPO20xx software hack for AppModules☆26Updated 10 years ago
- SDK sch&layout reference design and datasheet documention☆63Updated last year
- Protocol decode and synthesis library☆64Updated 6 years ago
- Gateware to communicate with the high speed parallel interface (HSPI) of the CH569 with a FPGA☆32Updated 3 years ago
- KiCad plugin to determine the parasitic properties of the printed tracks in the PCB layout.☆40Updated 2 months ago
- Gateware for USB2Sniffer☆30Updated 4 years ago