CogentEmbedded / meta-rcar
☆17Updated 8 months ago
Alternatives and similar repositories for meta-rcar:
Users that are interested in meta-rcar are comparing it to the libraries listed below
- ☆17Updated last year
- OpenCL Demos for Xilinx FPGAs☆31Updated 9 years ago
- ☆14Updated 2 years ago
- WIP: BSP layer for Rockchip RK3588 platforms☆8Updated last month
- TI's implementation of the OpenVX standard.☆16Updated last week
- buildroot packages for Robot OS☆11Updated 5 years ago
- Using Verilog to implement the SIFT algorithm into an FPGA for small robotic situations☆39Updated 11 years ago
- ☆22Updated 11 years ago
- 96Boards camera support from Deltavison :☆41Updated 7 years ago
- ☆12Updated 3 years ago
- Driver stack (including user space libraries, kernel module and firmware) for the Arm® Ethos™-N NPU☆64Updated last month
- Scripts to auto-generate pin mux drivers and board configuration tables for Tegra SoCs and boards☆30Updated 5 years ago
- OpenVX Running on a Raspberry Pi☆16Updated 8 years ago
- ☆21Updated last week
- X.org graphics driver for ARM graphics(with Zynq UltraScale+ MPSoC)☆13Updated 2 years ago
- OpenVX API and Extension Registry.☆47Updated last week
- Open Hardware carrier board supporting modules with Zynq 7000 All Programmable SoC devices.☆58Updated last year
- gpio interrupt test under Toradex imx7s with embedded linux☆14Updated 7 years ago
- Vision Components MIPI CSI-2 driver for NVIDIA Jetson Nano, Xavier NX, AGX Xavier, TX2 and Orin Nano, Orin NX☆97Updated 2 weeks ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆38Updated 2 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 9 years ago
- ☆18Updated 6 years ago
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆20Updated 9 years ago
- ☆21Updated 6 years ago
- Yocto project for Xuantie RISC-V CPU☆38Updated 4 months ago
- Jailhouse hypervisor for Nvidia Jetson TX1 and TX2☆29Updated 6 years ago
- ☆24Updated 9 years ago
- FreeRTOS/lwIP (XAPP1026) for Xilinx Zynq devices using Vivado 2016.1. This port is compatible with Xilinx Vivado 2016.1 and was tested on…☆16Updated 8 years ago
- ☆44Updated last year
- Verilog Implementation of the Census Transform Stereo Vision algorithm☆28Updated 2 years ago