abuebayyeh / imperial_eee_machine_learning_course
Here you can find the Python exercises for ML course
☆13Updated 2 months ago
Alternatives and similar repositories for imperial_eee_machine_learning_course:
Users that are interested in imperial_eee_machine_learning_course are comparing it to the libraries listed below
- Course material for ELEC50009☆13Updated last week
- FPGA based Vision Transformer accelerator (Harvard CS205)☆94Updated last year
- ☆1Updated last month
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆69Updated last month
- ☆98Updated this week
- Messy is an open-source framework that integrates a RISC-V ISS with SystemC-AMS☆11Updated last month
- High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs☆17Updated 5 months ago
- Machine-Learning Accelerator System Exploration Tools☆133Updated this week
- [NYCU 2021 Spring] Digital Circuits and Systems☆15Updated 11 months ago
- Resources for my first book☆16Updated last year
- ☆15Updated last year
- ☆20Updated 2 weeks ago
- IC Contest☆25Updated last year
- ☆20Updated last month
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆45Updated 11 months ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆53Updated 2 months ago
- ☆81Updated last year
- Vitis HLS Library for FINN☆188Updated last month
- Lecture about FIR filter on an FPGA☆12Updated 8 months ago
- 超詳細 ICLAB 2024 Spring 修課心得 & 修課指南,含資源整理☆47Updated last week
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆137Updated 9 months ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆134Updated 6 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆124Updated this week
- RISC-V RV32I CPU core☆13Updated last year
- Tutorials on Vitis AI Created by LogicTronix!☆22Updated 6 months ago
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆150Updated last year
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆33Updated 5 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆125Updated this week
- This repo provide an index of VLSI content creators and their materials☆140Updated 4 months ago