Alternatives and similar repositories for imperial_eee_machine_learning_course:

Users that are interested in imperial_eee_machine_learning_course are comparing it to the libraries listed below

• Aaron-Zhao123 / ELEC50009
  Course material for ELEC50009
  ☆16Updated last month
• gnodipac886 / ViT-FPGA-TPU
  FPGA based Vision Transformer accelerator (Harvard CS205)
  ☆104Updated 3 weeks ago
• MartaAndronic / PolyLUT
  PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…
  ☆47Updated last year
• FedericoSerafini / HLS-CNN
  High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.
  ☆35Updated 7 months ago
• Michaela1224 / SDA_code
  SDA: Low-Bit Stable Diffusion Acceleration on Edge FPGAs
  ☆15Updated 9 months ago
• KastnerRG / cgra4ml
  An Open Workflow to Build Custom SoCs and run Deep Models at the Edge
  ☆72Updated last month
• calad0i / HGQ
  High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs
  ☆23Updated last month
• DeepWok / mase
  Machine-Learning Accelerator System Exploration Tools
  ☆149Updated this week
• ebby-s / MX-for-FPGA
  Implementation of Microscaling data formats in SystemVerilog.
  ☆14Updated 6 months ago
• cathalmccabe / PYNQ_tutorials
  ☆81Updated last year
• eml-eda / messy
  Messy is an open-source framework that integrates a RISC-V ISS with SystemC-AMS
  ☆13Updated this week
• hguq / HG-PIPE
  FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.
  ☆36Updated last month
• Xilinx / Kria-PYNQ
  PYNQ support and examples for Kria SOMs
  ☆103Updated 6 months ago
• gl9544 / vit_transformer_fpga
  ☆14Updated last year
• AlexMontgomerie / fpgaconvnet-tutorial
  A collection of tutorials for the fpgaConvNet framework.
  ☆40Updated 5 months ago
• open-neuromorphic / awesome-neuromorphic-hw
  Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.
  ☆157Updated last year
• mit-emze / cimloop
  ☆51Updated last week
• arc-research-lab / SSR
  SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)
  ☆29Updated 7 months ago
• mit-emze / raella
  ☆9Updated last year
• brigio345 / DaCH
  DaCH: dataflow cache for high-level synthesis.
  ☆16Updated last year
• maomran / softmax
  Verilog implementation of Softmax function
  ☆57Updated 2 years ago
• esl-epfl / 3d-ice
  3D-ICE Official github repository
  ☆19Updated last year
• kachris / survey_HA_LLM
  A survey on Hardware Accelerated LLMs
  ☆49Updated last month
• HLSTransform / submission
  ☆85Updated last year
• rapidstream-org / rapidstream-tapa
  RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.
  ☆165Updated this week
• Marco-Winzker / Spiking_NN_RGB_FPGA
  FPGA Design of a Spiking Neural Network.
  ☆36Updated 9 months ago
• maeri-project / FEATHER
  A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching
  ☆46Updated 5 months ago
• arc-research-lab / CHARM
  CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture
  ☆129Updated last month
• Basantloay / Softmax_CNN
  This repository contains full code of Softmax Layer in Verilog
  ☆16Updated 4 years ago