stonysystems / depfast-aeView external linksLinks
☆19Jan 9, 2025Updated last year
Alternatives and similar repositories for depfast-ae
Users that are interested in depfast-ae are comparing it to the libraries listed below
Sorting:
- Eurosys22' - Rolis: a software approach to efficiently replicating multi-core transactions☆17Feb 28, 2024Updated last year
- ☆18Feb 22, 2023Updated 2 years ago
- Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"☆31Feb 21, 2024Updated last year
- The Artifact Evaluation Version of SOSP Paper #19☆52Aug 19, 2024Updated last year
- Rcmp: Reconstructing RDMA-based Memory Disaggregation via CXL☆62Dec 26, 2023Updated 2 years ago
- This is the implementation repository of our SOSP'24 paper: Aceso: Achieving Efficient Fault Tolerance in Memory-Disaggregated Key-Value …☆22Oct 20, 2024Updated last year
- GitHub Repo for STAR: Scaling Transactions through Asymmetric Replication☆22Jun 28, 2019Updated 6 years ago
- https://rs3lab.github.io/SynCord/☆26Nov 23, 2022Updated 3 years ago
- A tool for cross-checking Verilog compilers☆14Apr 16, 2025Updated 10 months ago
- ☆26May 22, 2022Updated 3 years ago
- Performance Evaluation of AF_XDP Communication Patterns. Artifacts for "Are Kernel Drivers Ready For Accelerated Packet Processing Using …☆11Jun 11, 2024Updated last year
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆14Nov 19, 2023Updated 2 years ago
- This is the respository that holds the artifacts of ASPLOS'25 -- M5: Mastering Page Migration and Memory Management for CXL-based Tiered …☆16Apr 1, 2025Updated 10 months ago
- A Sparse-tensor Communication Framework for Distributed Deep Learning☆13Nov 1, 2021Updated 4 years ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- ☆13Feb 6, 2026Updated last week
- MESMERIC: A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies☆10Oct 1, 2020Updated 5 years ago
- ☆53May 18, 2023Updated 2 years ago
- ☆52Oct 10, 2024Updated last year
- Scaling Up Memory Disaggregated Applications with SMART☆34Apr 23, 2024Updated last year
- A new memory mapping interface for efficient direct user-space access to byte-addressable storage, published in MICRO2022.☆15Sep 29, 2022Updated 3 years ago
- ☆18Nov 1, 2021Updated 4 years ago
- ☆12May 13, 2025Updated 9 months ago
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Oct 8, 2020Updated 5 years ago
- 基于FPGA实现用户态中断硬件机制与优化操作系统内核☆10Apr 1, 2025Updated 10 months ago
- A user level library for applications to transparently use Intel DSA.☆42Jan 23, 2026Updated 3 weeks ago
- ☆36Jan 21, 2021Updated 5 years ago
- Codes for MO's Trading☆15Mar 20, 2022Updated 3 years ago
- ☆15Mar 31, 2022Updated 3 years ago
- Towards a million-node RISC-V cluster.☆14Mar 6, 2025Updated 11 months ago
- Framework of pa code for THU compiler principle course.☆13Dec 18, 2019Updated 6 years ago
- A parallel programming model for online applications with complex synchronization requirements.☆16Jun 8, 2022Updated 3 years ago
- Asynchronous Rust bindings for SPDK.☆17Nov 1, 2022Updated 3 years ago
- ☆17Jun 26, 2025Updated 7 months ago
- ☆16Aug 11, 2021Updated 4 years ago
- A testcase generation tool for Persistent Memory Programs.☆15Jul 19, 2021Updated 4 years ago
- A Progam-Behavior-Guided Far Memory System☆35Oct 26, 2023Updated 2 years ago
- ☆18May 16, 2022Updated 3 years ago
- ☆16Apr 22, 2025Updated 9 months ago