WukLab / Pythia
Pythia is a set of RDMA-based remote side-channel attacks. USENIX Security 2019.
☆26Updated 4 years ago
Alternatives and similar repositories for Pythia:
Users that are interested in Pythia are comparing it to the libraries listed below
- ReDMArk: Bypassing RDMA Security Mechanisms.☆38Updated 4 years ago
- https://rs3lab.github.io/SynCord/☆22Updated 2 years ago
- ☆15Updated last year
- rkt-io Library OS for running Linux applications inside of Intel SGX enclaves☆30Updated 2 years ago
- Benchmark Suite for RDMA Performance Isolation☆36Updated last year
- (elastic) cuckoo hashing☆13Updated 4 years ago
- ☆20Updated 7 years ago
- Clio, ASPLOS'22.☆71Updated 2 years ago
- ☆26Updated 3 years ago
- RackSched: A Microsecond-Scale Scheduler for Rack-Scale Computers☆22Updated 4 years ago
- Johnny Cache: the End of DRAM Cache Conflicts (in Tiered Main Memory Systems)☆18Updated last year
- The code for both the framework and experiments from the NSDI '19 paper "Loom: Flexible and Efficient NIC Packet Scheduling"☆30Updated 5 years ago
- ☆20Updated 2 years ago
- VANS: A validated NVRAM simulator☆26Updated last year
- Enhanced PQOS (Intel RDT Software) with DDIO-related Functionalities☆15Updated 2 years ago
- Repo for OSDI 2023 paper: "Ship your Critical Section Not Your Data: Enabling Transparent Delegation with TCLocks"☆12Updated 2 months ago
- A rust-based benchmark for BlueField SmartNICs.☆27Updated last year
- Programming system for NIC-accelerated network applications☆27Updated 6 years ago
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆33Updated 3 years ago
- Hermit: Low-Latency, High-Throughput, and Transparent Remote Memory via Feedback-Directed Asynchrony☆33Updated 7 months ago
- The accelerometer analytical model published in ASPLOS 2020 (Accelerometer: Understanding Acceleration Opportunities forData Center Overh…☆15Updated 5 years ago
- Deduplication over dis-aggregated memory for Serverless Computing☆12Updated 2 years ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17Updated 2 years ago
- Scaling Up Memory Disaggregated Applications with SMART☆26Updated 8 months ago
- Skyloft: A General High-Efficient Scheduling Framework in User Space (SOSP 2024)☆30Updated 4 months ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆21Updated 6 years ago
- ☆29Updated 3 years ago
- A Progam-Behavior-Guided Far Memory System☆34Updated last year
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆39Updated 5 years ago