☆17Jun 25, 2026Updated 4 months ago
Alternatives and similar repositories for riscv-cpu
Users that are interested in riscv-cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An inhouse RISC-V 32-bits CPU☆22Updated this week
- Tiny Tapeout 8☆16Jan 29, 2026Updated 9 months ago
- ☆14Aug 16, 2022Updated 4 years ago
- Metasys is the first open-source FPGA-based infrastructure with a prototype in a RISC-V core, to enable the rapid implementation and eval…☆16Jan 20, 2023Updated 3 years ago
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 3 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆34Nov 25, 2024Updated last year
- ☆16Jul 14, 2020Updated 6 years ago
- Battlecode 2026☆15Jan 24, 2026Updated 9 months ago
- FPGA ringoscillator for random number generation☆12Dec 22, 2025Updated 10 months ago
- 16 bit CPU created in Vivado with Verilog☆23Jun 30, 2022Updated 4 years ago
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 10 months ago
- [ETHZ Course] Official exercise material of Machine Learning on MCUs☆19Oct 6, 2026Updated 3 weeks ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆66Jan 18, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 13 years ago
- ST32G030_Dev_Board☆19Jan 8, 2026Updated 9 months ago
- ☆14Dec 9, 2025Updated 10 months ago
- CheesecakeOS for Raspberry Pi Volume 0: Booting, Processes, and Virtual Memory☆12Aug 2, 2021Updated 5 years ago
- Lab material for the three week course on builiding a RISC-V microprocessor☆20Jan 14, 2026Updated 9 months ago
- ☆19Oct 22, 2026Updated 2 weeks ago
- Simple RV32I CPU core implemented in Verilog☆14Jan 4, 2026Updated 10 months ago
- ☆16Mar 27, 2024Updated 2 years ago
- My blog — https://twilco.github.io☆13Apr 26, 2026Updated 6 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Simple assembler to convert pioasm to bytes☆27Apr 23, 2026Updated 6 months ago
- ☆15Oct 26, 2026Updated last week
- An 8-Bit CPU implemented in an FPGA☆22Jun 8, 2020Updated 6 years ago
- vCpu for ARM: virtualization support under aarch64 architecture☆16Mar 31, 2026Updated 7 months ago
- Resources to learn llvm-ripple programming☆12Updated this week
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆14Jan 28, 2024Updated 2 years ago
- Pushing the bf16 multiplication clock frequency to the max on the nominal corner on IHP 130nm 5L node.☆17Mar 29, 2026Updated 7 months ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- A MIPS32 System-on-Chip for the DE0-Nano FPGA☆12Sep 1, 2014Updated 12 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Practices related to the fundamental level of the programming language Verilog.☆13Jan 16, 2023Updated 3 years ago
- Various FPGA projects targeting a Digilent Arty FPGA board☆11Oct 7, 2020Updated 6 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆14Jan 5, 2018Updated 8 years ago
- Simple table tennis game implemented in Verilog for the DE0-Nano☆14Sep 27, 2019Updated 7 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- ☆25Oct 3, 2025Updated last year
- PSA-ADAC SDC-600 Secure Debug Manager library for authenticated debug☆17Mar 18, 2025Updated last year