Simple RV32I CPU core implemented in Verilog
☆14Jan 4, 2026Updated 9 months ago
Alternatives and similar repositories for riscv-cpu-verilog
Users that are interested in riscv-cpu-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implement High-Performance Karatsuba Multiplier in High-Level Synthesis (HLS) for FPGA Based on Recursive Template☆11Jun 5, 2020Updated 6 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- A complete UVM TB for verification of single port 64KB RAM☆18Apr 16, 2021Updated 5 years ago
- Tiny Tapeout IHP 26a shuttle using the open source ihp-sg13g2 PDK☆12Apr 1, 2026Updated 7 months ago
- int4 transformer implementation, + custom TPU hardware design.☆14Sep 15, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- mWATTBAT: The open source Radar Chip☆12Sep 1, 2025Updated last year
- OpenRule1umPDKを各種環境にセットアップするためのスクリプトです。☆14Nov 13, 2025Updated 11 months ago
- End-to-end MLOps project with open source tools☆15Jul 16, 2025Updated last year
- FPGA lab source archive · Verilog + Vivado · Arty S7-25 (Spartan-7)☆21Oct 16, 2026Updated 2 weeks ago
- Pushing the bf16 multiplication clock frequency to the max on the nominal corner on IHP 130nm 5L node.☆16Mar 29, 2026Updated 7 months ago
- ☆12Jul 7, 2020Updated 6 years ago
- TinyBasic interpreted by custom microcoded CPU☆13Oct 26, 2026Updated last week
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆14Nov 23, 2020Updated 5 years ago
- ☆12Apr 3, 2026Updated 6 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆12Jun 8, 2018Updated 8 years ago
- Computer Architecture course's project Fall 2018, Innopolis University.☆10Dec 6, 2018Updated 7 years ago
- Street Fighter II using MIPS and the DE2-70 development kit.☆11Dec 6, 2017Updated 8 years ago
- Model predictive controller to balance Upkie wheeled bipeds☆17Mar 13, 2026Updated 7 months ago
- ☆12May 17, 2024Updated 2 years ago
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 13 years ago
- Universal GPU runtime for C++ parallel algorithms☆23Jul 29, 2026Updated 3 months ago
- My 32-bit RISC CPU for smallish FPGAs☆18Apr 20, 2022Updated 4 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Firmware for the EBAZ4205 with HDMI extension board that implements DMA transfers to an HDMI sink☆16Sep 22, 2025Updated last year
- Notebooks Python da parte prática da disciplina "CIC0269 - Processamento de Linguagem Natural" do Departamento de Ciência da Computação d…☆14Oct 10, 2023Updated 3 years ago
- Design of an image generator to represent a street scene. Can be used as a stand-alone design for image generator or as a test pattern ge…☆12Nov 18, 2019Updated 6 years ago
- A MIPS32 System-on-Chip for the DE0-Nano FPGA☆12Sep 1, 2014Updated 12 years ago
- ☆15Aug 3, 2021Updated 5 years ago
- Practices related to the fundamental level of the programming language Verilog.☆13Jan 16, 2023Updated 3 years ago
- RISC-V SoC — Complete RTL-to-GDSII Flow (SKY130 130nm) | 34 Hardened Modules | 107K+ Gates☆26May 17, 2026Updated 5 months ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆14Jan 5, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simple table tennis game implemented in Verilog for the DE0-Nano☆14Sep 27, 2019Updated 7 years ago
- UVM☆14Mar 16, 2020Updated 6 years ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆30Feb 19, 2025Updated last year
- ☆22Oct 12, 2026Updated 2 weeks ago
- Material do Curso de Python para Iniciantes ministrado na Semana Universitária de 2021 da Universidade de Brasília.☆24Oct 4, 2021Updated 5 years ago
- Material do projeto de extensão de Programação Competitiva da Universidade de Brasília☆13Apr 19, 2021Updated 5 years ago
- A tiny Verilog CNN accelerator for the Tang Nano 20K. Features INT8 quantized weights, a streaming MAC array, and full on-chip MNIST infe…☆17May 26, 2026Updated 5 months ago