Implementation of RISCV32I Single Cycle Architecture consisting of six base instructions (R, I, B, S, J, U).
☆10Dec 14, 2022Updated 3 years ago
Alternatives and similar repositories for RISCV-32I-Single-Cycle-Processor
Users that are interested in RISCV-32I-Single-Cycle-Processor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Two Stage CMOS Operational Amplifier IP Design using Skywater 130nm Technology☆27Jul 23, 2022Updated 4 years ago
- Repository for VSD-IAT Workshop: Physical Verification using SKY130☆10Aug 15, 2021Updated 5 years ago
- A survey of manufacturer-provided DRAM operating parameters and timings as specified by DRAM chip datasheets from between 1970 and 2021. …☆11May 4, 2022Updated 4 years ago
- [HISTORICAL] RISC-V ISA Extensions and Standard Hash Functions (contributions in 2020)☆10Feb 4, 2021Updated 5 years ago
- This is a Verilog controller for SSD1306 0.96'' OLED display.☆12Aug 4, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆35Nov 24, 2021Updated 4 years ago
- Course for Python Beginners☆20Jul 13, 2023Updated 3 years ago
- Verilog HDL code and documentation for pipelined RISC-V processors designed as a minor project by a team of 4. Includes testbench files, …☆11Nov 23, 2023Updated 2 years ago
- iDEA FPGA Soft Processor☆17Jun 9, 2016Updated 10 years ago
- Recognize numbers drawn on HTML5 canvas using CNN☆14Apr 23, 2020Updated 6 years ago
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 7 months ago
- ESP32 esp-idf MPU6050 component☆12Mar 28, 2022Updated 4 years ago
- ☆11Jul 9, 2025Updated last year
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Developing a Drone from scratch in ROS Gazebo☆15Dec 15, 2021Updated 4 years ago
- Cache-accel: FPGA Accelerated Multi-Core Cache Simulator☆14Mar 12, 2022Updated 4 years ago
- Simplified PyTorch Trainer☆17Jul 10, 2022Updated 4 years ago
- Generic testbench for RISC-V CPUs☆12Dec 13, 2025Updated 10 months ago
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆14Nov 23, 2020Updated 5 years ago
- TCL Script automating the frontend of ASIC design☆11Jun 21, 2023Updated 3 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆17Dec 8, 2020Updated 5 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆17Sep 23, 2020Updated 6 years ago
- Computer architecture resources, including simulators, benchmarks, tools, and tutorials for researchers, graduate students, and hardware …☆17Oct 27, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆16Aug 15, 2021Updated 5 years ago
- You will get here the test of frontend development and if you are the student of Jalpaiguri Government Engineering College then this is y…☆19Jun 13, 2026Updated 4 months ago
- Goal-driven creative mindset with a passion for learning and innovating.☆19Sep 25, 2026Updated last month
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- Design and Simulation of 1K * 32 bit SRAM memory design.☆24Dec 15, 2021Updated 4 years ago
- C++17 Neural Network (NN), Convolutional Neural Network (CNN) and Deep Learning for Esp32 on IDF from scratch☆25Aug 23, 2023Updated 3 years ago
- A 5 stage-pipeline RV32I implementation in VHDL☆24Mar 13, 2020Updated 6 years ago
- ☆16Jun 7, 2022Updated 4 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆17Feb 9, 2023Updated 3 years ago
- RISC-V-5 stage pipelined in verilog☆12Jul 24, 2020Updated 6 years ago
- 破壁机器人开源双足☆12May 4, 2026Updated 6 months ago
- Tapeouts done using OpenFASOC☆23Nov 3, 2025Updated last year
- ☆18Dec 29, 2021Updated 4 years ago
- diablo is an Out-Of-Order 64-bit RISC-V processor.☆17Oct 20, 2026Updated 2 weeks ago
- ☆13May 31, 2016Updated 10 years ago
Are these results useful?