mbalestrini / sky130_blender_renders_tutorialLinks
☆39Updated 3 years ago
Alternatives and similar repositories for sky130_blender_renders_tutorial
Users that are interested in sky130_blender_renders_tutorial are comparing it to the libraries listed below
Sorting:
- Converts GDSII files to STL files.☆41Updated 2 years ago
- Advanced Integrated Circuits 2024☆24Updated last year
- Development repository for openEMS workflow for IHP SG13G2☆53Updated 2 weeks ago
- Coriolis VLSI EDA Tool (LIP6)☆75Updated this week
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆63Updated 3 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆56Updated 2 weeks ago
- ☆122Updated 2 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆66Updated 3 weeks ago
- Circuit Automatic Characterization Engine☆51Updated 10 months ago
- ☆44Updated 9 months ago
- Prefix tree adder space exploration library☆56Updated last year
- SAR ADC on tiny tapeout☆43Updated 10 months ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆35Updated 5 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆126Updated last week
- ☆85Updated 3 years ago
- KLayout technology files for Skywater SKY130☆44Updated 2 years ago
- ☆50Updated 10 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated 3 months ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆74Updated last month
- Hardware Description Library☆88Updated 8 months ago
- ☆59Updated 5 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆77Updated 8 months ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆118Updated 4 years ago
- Submission template for Tiny Tapeout 6 - Verilog HDL Projects☆34Updated last year
- Skywaters 130nm Klayout PDK☆30Updated 10 months ago
- PLL Designs on Skywater 130nm MPW☆22Updated 2 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- BAG framework☆41Updated last year
- Verilog-A simulation models☆90Updated last month
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆58Updated 5 years ago