☆43Oct 6, 2022Updated 3 years ago
Alternatives and similar repositories for sky130_blender_renders_tutorial
Users that are interested in sky130_blender_renders_tutorial are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Converts GDSII files to STL files.☆43Dec 12, 2023Updated 2 years ago
- ☆20May 18, 2026Updated last week
- Converts GDSII files to STL files.☆55Apr 22, 2020Updated 6 years ago
- Submission template for Tiny Tapeout 6 - Verilog HDL Projects☆35May 3, 2024Updated 2 years ago
- ☆61Jul 11, 2025Updated 10 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated last year
- ☆19Dec 15, 2022Updated 3 years ago
- Synthesizable temperature sensor for Tiny Tapeout 03, developed by IIC@JKU.☆22Jan 1, 2024Updated 2 years ago
- Prefix tree adder space exploration library☆55Jan 27, 2026Updated 4 months ago
- Submission template for TT02☆25Feb 2, 2023Updated 3 years ago
- GUI for opening GDSII files in Blender. This is executed through a gdsiistl and can automatically add materials and dimensions.☆45Apr 10, 2025Updated last year
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆134May 22, 2026Updated last week
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- S + Autograd + XLA :: S-parameter based frequency domain circuit simulations and optimizations using JAX.☆118May 18, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- Self-contained RTL to GDS flow for simple chip designs☆67May 1, 2026Updated 3 weeks ago
- ☆93Jan 15, 2025Updated last year
- TinyQV - Crowdsourced Risc-V SoC☆36Oct 20, 2025Updated 7 months ago
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 4 years ago
- ☆14Apr 13, 2025Updated last year
- ☆13Mar 25, 2022Updated 4 years ago
- ☆10Feb 3, 2017Updated 9 years ago
- A very simple non-linear time-domain circuit simulator using multidimensional newton's method to solve kirchoff's current law☆15Jan 19, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The official Python library for the Log-hub API☆18Oct 27, 2025Updated 7 months ago
- the xoroshiro32++ and xoroshiro64++ PRNG algorthims by David Blackman and Sebastiano Vigna in C++, Verilog, VHDL and SpinalHDL.☆16Dec 2, 2018Updated 7 years ago
- A minimal and interpretable Brian2 based DYNAP neuromorphic processor simulator for educational purposes.☆12Jun 23, 2022Updated 3 years ago
- SystemVerilog examples for a digital design course☆14Mar 30, 2021Updated 5 years ago
- Python-based domain-specific language for computational magnetism.☆13Updated this week
- 12 bit SAR ADC for TinyTapeout 7☆15May 30, 2024Updated last year
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆349Dec 2, 2025Updated 5 months ago
- Code for our paper 'Automatic Synthesis of Broadband Silicon Photonic Devices via Bayesian Optimization'☆16May 17, 2024Updated 2 years ago
- wafer.space GF180MCU Run 1☆30Apr 27, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An unofficial Hardhat plugin for working with circuits written in Noir☆12May 22, 2023Updated 3 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆17Mar 26, 2026Updated 2 months ago
- ☆10Jun 29, 2022Updated 3 years ago
- Submission template for Tiny Tapeout 03☆22Sep 20, 2023Updated 2 years ago
- ☆17Feb 10, 2025Updated last year
- An adapter board with pin headers for low-pin count (LPC) FPGA Mezzanine Cards (FMC).☆11Nov 2, 2020Updated 5 years ago
- A dual-socket USB host PMOD module.☆15Mar 20, 2025Updated last year