This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews should be submitted to https://gem5-review.googlesource.com/. The mirrors are synchronized every 15 minutes.
☆38Jul 20, 2024Updated last year
Alternatives and similar repositories for gem5-CXL
Users that are interested in gem5-CXL are comparing it to the libraries listed below
Sorting:
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆51Mar 17, 2024Updated last year
- ☆16Aug 20, 2024Updated last year
- this is a repository based on gem5 and aims to be modified for CXL☆29Jul 29, 2023Updated 2 years ago
- Pond: CXL-Based Memory Pooling Systems for Cloud Platforms (ASPLOS'23)☆220Oct 13, 2024Updated last year
- MESMERIC: A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies☆10Oct 1, 2020Updated 5 years ago
- A full-system, cycle-level simulator based on gem5 that provides complete support for all three CXL sub-protocols and all three types of …☆131Updated this week
- STREAMer: Benchmarking remote volatile and non-volatile memory bandwidth☆17Aug 21, 2023Updated 2 years ago
- CXLMemSim: A pure software simulated CXL.mem for performance characterization☆957Updated this week
- ☆115Jun 9, 2023Updated 2 years ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- SMDK, Scalable Memory Development Kit, is developed for Samsung CXL(Compute Express Link) Memory Expander to enable full-stack Software-D…☆314Dec 9, 2024Updated last year
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Updated this week
- ☆64Dec 4, 2022Updated 3 years ago
- CXL Management Interface library☆24Jan 27, 2026Updated last month
- Provides a tool to test CXL with Kernel and Qemu setup☆21Feb 20, 2026Updated 2 weeks ago
- Implementing the Precise Runahead (HPCA'20) in gem5☆14Oct 5, 2023Updated 2 years ago
- A Full-System Simulator for CXL-Based SSD Memory System☆39Dec 24, 2024Updated last year
- The Artifact Evaluation Version of SOSP Paper #19☆54Aug 19, 2024Updated last year
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆33Oct 18, 2025Updated 4 months ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆63Aug 11, 2024Updated last year
- Luthier, a GPU binary instrumentation tool for AMD GPUs☆27Updated this week
- ☆76May 30, 2023Updated 2 years ago
- CXL Memory Resource Kit top-level repository☆63Oct 31, 2022Updated 3 years ago
- Heterogeneous Memory Software Development Kit☆91Jan 7, 2026Updated 2 months ago
- Tiered memory management☆89Sep 1, 2025Updated 6 months ago
- ☆13Jan 16, 2026Updated last month
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 2 months ago
- Pin based tool for simulation of rack-scale disaggregated memory systems☆33Mar 8, 2025Updated last year
- ☆14Jun 4, 2025Updated 9 months ago
- A suite of simple programs to test Intels' TSX extension☆14May 13, 2017Updated 8 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆13Jan 4, 2021Updated 5 years ago
- This is an efficient in-memory B+ tree, implemented in C++.☆10Sep 15, 2017Updated 8 years ago
- A mirror of https://bitbucket.org/ajaustin/hemem/src/sosp-submission/☆27May 3, 2023Updated 2 years ago
- [USENIX ATC 2021] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems☆48Mar 31, 2022Updated 3 years ago
- ☆17Feb 11, 2026Updated 3 weeks ago
- Deduplication over dis-aggregated memory for Serverless Computing☆14Mar 21, 2022Updated 3 years ago
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆17Nov 6, 2025Updated 4 months ago
- Passive Disaggregated Persistent Memory at USENIX ATC 2020.☆51Nov 2, 2020Updated 5 years ago