Alternatives and similar repositories for gem5-CXL

Users that are interested in gem5-CXL are comparing it to the libraries listed below

• ece-fast-lab / cxl_type3_tests

  View on GitHub
  This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…
  ☆51Mar 17, 2024Updated last year
• cloudarxiv / emucxl

  View on GitHub
  ☆16Aug 20, 2024Updated last year
• quyifei23 / gem5-for-CXL

  View on GitHub
  this is a repository based on gem5 and aims to be modified for CXL
  ☆29Jul 29, 2023Updated 2 years ago
• MoatLab / Pond

  View on GitHub
  Pond: CXL-Based Memory Pooling Systems for Cloud Platforms (ASPLOS'23)
  ☆219Oct 13, 2024Updated last year
• takahiro-hirofuchi / mesmeric-emulator

  View on GitHub
  MESMERIC: A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies
  ☆10Oct 1, 2020Updated 5 years ago
• TianheMICALab / SimCXL

  View on GitHub
  A full-system, cycle-level simulator based on gem5 that provides complete support for all three CXL sub-protocols and all three types of …
  ☆127Jan 12, 2026Updated last month
• SlugLab / CXLMemSim

  View on GitHub
  CXLMemSim: A pure software simulated CXL.mem for performance characterization
  ☆696Feb 3, 2026Updated last week
• Scientific-Computing-Lab / STREAMer

  View on GitHub
  STREAMer: Benchmarking remote volatile and non-volatile memory bandwidth
  ☆17Aug 21, 2023Updated 2 years ago
• Compute-Express-Link / CXLPapers

  View on GitHub
  ☆113Jun 9, 2023Updated 2 years ago
• Oyami-Srk / RISCV-GDB-Paging

  View on GitHub
  Paging Debug tool for GDB using python
  ☆13Jun 4, 2022Updated 3 years ago
• OpenMPDK / SMDK

  View on GitHub
  SMDK, Scalable Memory Development Kit, is developed for Samsung CXL(Compute Express Link) Memory Expander to enable full-stack Software-D…
  ☆312Dec 9, 2024Updated last year
• jiegec / apple-pmu

  View on GitHub
  Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS
  ☆16Jan 8, 2026Updated last month
• chipsalliance / rocket-chip-fpga-shells

  View on GitHub
  Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
  ☆20Nov 27, 2024Updated last year
• cry-daniel / Computer-Architecture-Learning

  View on GitHub
  ☆64Dec 4, 2022Updated 3 years ago
• computexpresslink / libcxlmi

  View on GitHub
  CXL Management Interface library
  ☆24Jan 27, 2026Updated 2 weeks ago
• lshpku / gem5-runahead

  View on GitHub
  Implementing the Precise Runahead (HPCA'20) in gem5
  ☆13Oct 5, 2023Updated 2 years ago
• moking / cxl-test-tool

  View on GitHub
  Provides a tool to test CXL with Kernel and Qemu setup
  ☆21Jul 15, 2025Updated 7 months ago
• WangYaohuii / CXL-SSD-Sim

  View on GitHub
  A Full-System Simulator for CXL-Based SSD Memory System
  ☆39Dec 24, 2024Updated last year
• madsys-dev / sosp-paper19-ae

  View on GitHub
  The Artifact Evaluation Version of SOSP Paper #19
  ☆52Aug 19, 2024Updated last year
• bsc-mem / Mess-simulator

  View on GitHub
  A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.
  ☆33Oct 18, 2025Updated 3 months ago
• PKUZHOU / NeoMem-MICRO-2024

  View on GitHub
  The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering
  ☆63Aug 11, 2024Updated last year
• matinraayai / Luthier

  View on GitHub
  Luthier, a GPU binary instrumentation tool for AMD GPUs
  ☆26Updated this week
• spypaul / MQSim_CXL

  View on GitHub
  ☆76May 30, 2023Updated 2 years ago
• cxl-reskit / cxl-reskit

  View on GitHub
  CXL Memory Resource Kit top-level repository
  ☆62Oct 31, 2022Updated 3 years ago
• skhynix / hmsdk

  View on GitHub
  Heterogeneous Memory Software Development Kit
  ☆91Jan 7, 2026Updated last month
• cosmoss-jigu / memtis

  View on GitHub
  Tiered memory management
  ☆89Sep 1, 2025Updated 5 months ago
• cyyself / m1-pmu-gen

  View on GitHub
  Generate Linux Perf event tables for Apple Silicon
  ☆17Dec 16, 2025Updated last month
• Amit-P89 / -DRackSim

  View on GitHub
  Pin based tool for simulation of rack-scale disaggregated memory systems
  ☆32Mar 8, 2025Updated 11 months ago
• opencis / opencis

  View on GitHub
  ☆14Jun 4, 2025Updated 8 months ago
• CTSRD-CHERI / garnet

  View on GitHub
  Amazon F1-inspired Xilinx VCU118 hardware design framework
  ☆13Jan 4, 2021Updated 5 years ago
• wangli1426 / b-tree

  View on GitHub
  This is an efficient in-memory B+ tree, implemented in C++.
  ☆10Sep 15, 2017Updated 8 years ago
• tongzhou80 / Intel-TSX-test-suite

  View on GitHub
  A suite of simple programs to test Intels' TSX extension
  ☆14May 13, 2017Updated 8 years ago
• cuhk-mass / hemem

  View on GitHub
  A mirror of https://bitbucket.org/ajaustin/hemem/src/sosp-submission/
  ☆27May 3, 2023Updated 2 years ago
• Sys-KU / AutoTiering

  View on GitHub
  [USENIX ATC 2021] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems
  ☆48Mar 31, 2022Updated 3 years ago
• opencomputeproject / OCP-SVR-CMS-Benchmarks

  View on GitHub
  ☆17Dec 1, 2025Updated 2 months ago
• arkhadem / DX100

  View on GitHub
  Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper
  ☆16Nov 6, 2025Updated 3 months ago
• utnslab / Medes

  View on GitHub
  Deduplication over dis-aggregated memory for Serverless Computing
  ☆14Mar 21, 2022Updated 3 years ago
• WukLab / pDPM

  View on GitHub
  Passive Disaggregated Persistent Memory at USENIX ATC 2020.
  ☆51Nov 2, 2020Updated 5 years ago
• ut-datasys / tigon

  View on GitHub
  Tigon: A Distributed Database for a CXL Pod [OSDI '25]
  ☆45Nov 25, 2025Updated 2 months ago