mattvenn / fpga-sram
mystorm sram test
☆27Updated 7 years ago
Alternatives and similar repositories for fpga-sram:
Users that are interested in fpga-sram are comparing it to the libraries listed below
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆85Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Tools for FPGA development.☆44Updated last year
- Wishbone interconnect utilities☆39Updated last month
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆57Updated 2 years ago
- Simple fixed-cycle SDRAM Controller☆26Updated 5 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆69Updated 4 years ago
- Yosys Plugins☆21Updated 5 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Miscellaneous ULX3S examples (advanced)☆77Updated 3 weeks ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- UPduino☆26Updated 4 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards☆47Updated last year
- Reusable Verilog 2005 components for FPGA designs☆40Updated last month
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- Documenting the Anlogic FPGA bit-stream format.☆86Updated 2 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- Using the TinyFPGA BX USB code in user designs☆49Updated 6 years ago
- ☆13Updated 2 years ago
- A highly-configurable and compact variant of the ZPU processor core☆34Updated 9 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆25Updated 2 years ago
- A ZipCPU demonstration port for the icoboard☆17Updated 3 years ago
- Tiny tips for Colorlight i5 FPGA board☆56Updated 3 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago