mattvenn / fpga-sram
mystorm sram test
☆27Updated 7 years ago
Alternatives and similar repositories for fpga-sram:
Users that are interested in fpga-sram are comparing it to the libraries listed below
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- Simplified environment for litex☆14Updated 4 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆22Updated 6 years ago
- A ZipCPU demonstration port for the icoboard☆17Updated 3 years ago
- Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards☆47Updated last year
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- Yosys Plugins☆21Updated 5 years ago
- A highly-configurable and compact variant of the ZPU processor core☆34Updated 9 years ago
- Wishbone interconnect utilities☆38Updated last week
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 5 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- UPduino☆26Updated 4 years ago
- VGA-compatible text mode functionality☆16Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- ☆26Updated 5 years ago
- ice40 UltraPlus demos☆24Updated 4 years ago
- Multicomp Z80 CP/M implementation for the Ice40 (myStorm BlackIce)☆15Updated 6 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last year
- Miscellaneous ULX3S examples (advanced)☆75Updated last month
- Portable HyperRAM controller☆53Updated 2 months ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆10Updated 4 years ago