Digital Timing Diagram GUI Editor
☆38Mar 11, 2026Updated 6 months ago
Alternatives and similar repositories for WavePaint
Users that are interested in WavePaint are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Aug 23, 2026Updated last month
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Oct 2, 2026Updated last week
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year
- ☆15May 24, 2025Updated last year
- An inhouse RISC-V 32-bits CPU☆22Sep 29, 2026Updated last week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 7 years ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- AI assisted Shell, aka "Ash". Wraps around your existing shell and brings AI-LLM to the CLI for analyzing EDA files.☆29Apr 6, 2026Updated 6 months ago
- ☆13Mar 25, 2022Updated 4 years ago
- An Open-Source Analog Mixed-Signal Chip Design Template & Tutorial for the ihp-sg13g2 Open-PDK☆60Updated this week
- A PYNQ image for a Zynq-7010 FPGA based board☆57Feb 5, 2022Updated 4 years ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆61Sep 19, 2026Updated 3 weeks ago
- ☆28Sep 28, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- A Python package for creating and solving constrained randomization problems.☆19Sep 24, 2026Updated 2 weeks ago
- An embedded Rust IDE with an emphasis on a fun and insightful coding experience☆11Sep 23, 2024Updated 2 years ago
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆15Aug 26, 2024Updated 2 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- A library of modular, tapeout-proven, and secure-by-default open silicon blocks☆92Updated this week
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆88Aug 10, 2026Updated 2 months ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Advanced Integrated Circuits 2025☆14Nov 1, 2025Updated 11 months ago
- ☆13May 8, 2022Updated 4 years ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 3 months ago
- Submission template for Tiny Tapeout SKY130 (ChipFoundry) shuttles - Verilog HDL Projects☆59Sep 30, 2026Updated last week
- ☆40Sep 10, 2026Updated last month
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆45Sep 10, 2026Updated last month
- ☆11Nov 17, 2025Updated 10 months ago
- This repo provide an index of VLSI content creators and their materials☆177Aug 21, 2024Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆91Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Oct 2, 2026Updated last week
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 6 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆134Updated this week
- AHB3-Lite Interconnect☆110May 10, 2024Updated 2 years ago
- RV32I Implementation on TangNano9K☆12Dec 24, 2022Updated 3 years ago
- ☆34Sep 28, 2026Updated last week
- Rust bindings for CIRCT☆19Apr 20, 2024Updated 2 years ago