Digital Timing Diagram GUI Editor
☆35Mar 11, 2026Updated 5 months ago
Alternatives and similar repositories for WavePaint
Users that are interested in WavePaint are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Aug 23, 2026Updated last week
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year
- ☆15May 24, 2025Updated last year
- 24bit CPU with integrated GPU made in Logisim☆15Mar 3, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆19Apr 27, 2026Updated 4 months ago
- An inhouse RISC-V 32-bits CPU☆21Feb 12, 2026Updated 6 months ago
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 6 years ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- AI assisted Shell, aka "Ash". Wraps around your existing shell and brings AI-LLM to the CLI for analyzing EDA files.☆29Apr 6, 2026Updated 4 months ago
- ☆13Mar 25, 2022Updated 4 years ago
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated 10 months ago
- An Open-Source Analog Mixed-Signal Chip Design Template & Tutorial for the ihp-sg13g2 Open-PDK☆54Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆60Aug 19, 2026Updated last week
- ☆28Updated this week
- A Python package for creating and solving constrained randomization problems.☆19Aug 10, 2026Updated 3 weeks ago
- Python program that uses the BG7 network analyser☆11Sep 30, 2023Updated 2 years ago
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- A tool to publish online documentation for Arduino libraries.☆11Mar 8, 2016Updated 10 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆14Aug 26, 2024Updated 2 years ago
- ☆27Mar 8, 2026Updated 5 months ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A library of modular, tapeout-proven, and secure-by-default open silicon blocks☆83Updated this week
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆83Aug 10, 2026Updated 3 weeks ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- Advanced Integrated Circuits 2025☆14Nov 1, 2025Updated 10 months ago
- ☆12May 8, 2022Updated 4 years ago
- ☆22Sep 26, 2025Updated 11 months ago
- Simulate logic circuits in javascript using custom DSL☆23Apr 23, 2024Updated 2 years ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 2 months ago
- Submission template for Tiny Tapeout SKY130 (ChipFoundry) shuttles - Verilog HDL Projects☆50May 26, 2026Updated 3 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆39Jul 23, 2026Updated last month
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆43Aug 14, 2026Updated 2 weeks ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- ☆11Nov 17, 2025Updated 9 months ago
- This repo provide an index of VLSI content creators and their materials☆177Aug 21, 2024Updated 2 years ago
- Spigot plugin. In-world cauldron crafting, witchcraft and sorcery☆10Jan 31, 2024Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆91Aug 10, 2026Updated 3 weeks ago