Digital Timing Diagram GUI Editor
☆85Oct 17, 2026Updated 3 weeks ago
Alternatives and similar repositories for WavePaint
Users that are interested in WavePaint are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆22Aug 23, 2026Updated 2 months ago
- JPEG-LS lossless encoder for FPGA. Verified. ~440MHz at 12 bit-depth on UltraScale+☆16Updated this week
- Computer Architecture: A Quantitative Approach in SystemVerilog / VHDL☆35Updated this week
- Custom Standard Cell Library for GF180MCU process node on open PDK.☆14Updated this week
- ☆14Aug 8, 2026Updated 3 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- ☆15May 24, 2025Updated last year
- int4 transformer implementation, + custom TPU hardware design.☆14Sep 15, 2026Updated last month
- Magnusim: open-source desktop simulation workbench. Ships with CFD (STEP → gmsh/cfMesh/snappyHexMesh → OpenFOAM v2606 in WSL → vtk.js res…☆19Oct 14, 2026Updated 3 weeks ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆66Jul 25, 2026Updated 3 months ago
- 24bit CPU with integrated GPU made in Logisim☆15Mar 3, 2026Updated 8 months ago
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year
- Open-Hardware implementation of the icsprout55-pdk☆19Oct 10, 2026Updated 3 weeks ago
- A SystemVerilog toolchain / suite, encompassing a number of open source tools for working with SystemVerilog and UVM☆14Jul 28, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Open-source desktop workspace for IC design — schematic capture, analog optimization, SPICE/RTL simulation, synthesis, and digital implem…☆14Updated this week
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆23Apr 27, 2026Updated 6 months ago
- An inhouse RISC-V 32-bits CPU☆22Nov 3, 2026Updated last week
- Learning materials for C, Java, and Arduino☆14Oct 23, 2026Updated 2 weeks ago
- ☆12Aug 16, 2026Updated 2 months ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 7 years ago
- Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!☆55Apr 11, 2026Updated 6 months ago
- A minimalist HDL built entirely from logic gates for education and experimentation. Compiles circuits to C so that they can run anywhere☆53Oct 14, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 7 months ago
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- ☆13Mar 25, 2022Updated 4 years ago
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated last year
- ☆17Oct 27, 2026Updated last week
- AI assisted Shell, aka "Ash". Wraps around your existing shell and brings AI-LLM to the CLI for analyzing EDA files.☆30Apr 6, 2026Updated 7 months ago
- Code for the "Rendering 3D Graphics On An Oscilloscope" video☆15Mar 8, 2024Updated 2 years ago
- A fast, practical SystemVerilog LSP for RTL coding.☆54Updated this week
- Software generation for Bare-metal RISC-V + NVDLA SoC☆13Sep 5, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆93Oct 21, 2026Updated 2 weeks ago
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated 2 years ago
- SystemVerilog raycaster☆31Nov 1, 2026Updated last week
- A KiCad pcbnew plugin that simulates and tunes PCB antennas on your real board with automatic simulation setup, generating a report that …☆15Oct 14, 2026Updated 3 weeks ago
- HDL property graph☆26Aug 9, 2026Updated 3 months ago
- A library of modular, tapeout-proven, and secure-by-default open silicon blocks☆104Updated this week
Are these results useful?