pranjalchanda08 / slash-simView external linksLinks
Slash Sim is a simple C based RV32 Instruction set simulator. This can be used to simulate any binary file that is compiled using RISCV toolchain.
☆20Jan 14, 2025Updated last year
Alternatives and similar repositories for slash-sim
Users that are interested in slash-sim are comparing it to the libraries listed below
Sorting:
- A unified software platform for embedded system projects ...☆89Feb 21, 2025Updated 11 months ago
- An inhouse RISC-V 32-bits CPU☆18Updated this week
- Implementation of all major data-structures and algorithms using the C and Python programming language.☆24Jul 4, 2019Updated 6 years ago
- ESP-IDF port of libssh☆23Feb 7, 2026Updated last week
- Universal Robots ROS2 Driver for CB2 Controller☆10Jan 16, 2026Updated 3 weeks ago
- Use a PS3 Controller as a BLE HID☆11Apr 11, 2021Updated 4 years ago
- RK0 | The Real-Time Kernel '0'☆12Updated this week
- Simple Python script to download the entirety of Wikipedia on a weekly basis.☆13May 2, 2025Updated 9 months ago
- DMA Project using Verilog HDL☆13Dec 26, 2019Updated 6 years ago
- JSON Schemas for the use with the VD(M)A 5050 protocol☆10Mar 21, 2022Updated 3 years ago
- Official Documentation for the Binance APIs and Streams☆12Nov 11, 2019Updated 6 years ago
- PoC app to test W5100 integration to esp-idf☆13Oct 31, 2025Updated 3 months ago
- µSer portable serialization library for C++☆10Oct 25, 2020Updated 5 years ago
- ☆11Apr 18, 2023Updated 2 years ago
- ☆10Feb 3, 2026Updated last week
- A Logisim schematic for a CPU that implements the Brainfuck language.☆10Mar 9, 2018Updated 7 years ago
- Tooling to use the Pynq Board somewhat nicely☆13Dec 5, 2022Updated 3 years ago
- ☆11Jan 29, 2022Updated 4 years ago
- aicreator for aidata☆13May 17, 2023Updated 2 years ago
- Linux (RISC-V RV32IMA) runs on M5Stack (ESP32;Xtensa LX6)☆11Dec 14, 2022Updated 3 years ago
- ☆29Feb 8, 2022Updated 4 years ago
- Pulse counter project using Zephyr RTOS☆12Sep 13, 2024Updated last year
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- GZ302 Linux Setup☆33Feb 1, 2026Updated 2 weeks ago
- Zephyr demo using LVGL for display, IMU sensor, mqtt and TensorFlow Lite (AIOT and AI at edge)☆19Nov 3, 2025Updated 3 months ago
- Rosserial on STM32 Discovery board using ChibiOS☆10Apr 17, 2017Updated 8 years ago
- ☆15Feb 18, 2025Updated 11 months ago
- bare-bones nasm uefi application☆12Dec 26, 2020Updated 5 years ago
- Babel plugin to rewrite bare imports for use on web browsers.☆11Apr 5, 2021Updated 4 years ago
- Verified visual schematics for all SKY130 Cells☆12Feb 2, 2026Updated last week
- A Haskell implementation of Andrew Kensler's business card raytracer.☆18Oct 12, 2021Updated 4 years ago
- ☆12Dec 16, 2025Updated last month
- ☆10Sep 26, 2022Updated 3 years ago
- A Zephyr implementation of the BLE-MIDI (MIDI over Bluetooth low energy) service specification.☆12Nov 26, 2025Updated 2 months ago
- Patches and scripts for a Raspberry Pi - based synth and effects processor.☆11Feb 5, 2021Updated 5 years ago
- A drop-in solution for interactions on the Iridium Satellite network using AT commands. The library uses the ESP32 UART bus with differen…☆10Aug 2, 2025Updated 6 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆134Oct 2, 2025Updated 4 months ago
- A small RTOS for ARM Cortex-M3/M4 based Microcontrollers.☆47Oct 31, 2021Updated 4 years ago
- ☆14Jan 1, 2025Updated last year