☆19Jun 7, 2021Updated 5 years ago
Alternatives and similar repositories for Robo-Summer-Camp-20
Users that are interested in Robo-Summer-Camp-20 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A month long exercise containing a series of tasks, that will help you get comfortable with AI.☆19Sep 13, 2025Updated 10 months ago
- ☆10Sep 7, 2020Updated 5 years ago
- ☆13Feb 8, 2023Updated 3 years ago
- ☆26Aug 25, 2021Updated 4 years ago
- DE10 NANO SHA3-256 Proof of Work Miner☆14Sep 8, 2020Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A testcase generation tool for Persistent Memory Programs.☆15Jul 19, 2021Updated 5 years ago
- Source code of the U-TRR methodology presented in "Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHamme…☆18Nov 15, 2022Updated 3 years ago
- FPGA related files for ORAM☆13Sep 23, 2015Updated 10 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆17Sep 23, 2020Updated 5 years ago
- ☆15Jun 1, 2019Updated 7 years ago
- Accelerated Image Reconstruction using Generative Adversarial Networks on Cloud FPGAs☆11Aug 27, 2021Updated 4 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆12Jun 25, 2020Updated 6 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆20Apr 17, 2016Updated 10 years ago
- Source code for the cycle-level simulator and RTL implementation of BlockHammer proposed in our HPCA 2021 paper: Yaglikci et. al., "Block…☆18Jun 17, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆18Oct 16, 2021Updated 4 years ago
- Resources I like to use while designing☆24Oct 29, 2021Updated 4 years ago
- ☆16Jun 7, 2022Updated 4 years ago
- Quick'n'dirty FuseSoC+cocotb example☆20Nov 26, 2024Updated last year
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆23Aug 22, 2022Updated 3 years ago
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago
- Use teachable machine to operate Google Meet☆17Jul 19, 2021Updated 5 years ago
- C++ code generation tools for real-time CPU or FPGA simulation solvers of electrical and power electronic systems☆25May 18, 2023Updated 3 years ago
- ☆43Feb 21, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆22Jan 29, 2021Updated 5 years ago
- MAPLE's hardware-software co-design allows programs to perform long-latency memory accesses asynchronously from the core, avoiding pipeli…☆22Feb 22, 2024Updated 2 years ago
- Hardware Security Labs☆31May 3, 2017Updated 9 years ago
- Python binding for Grasp Pose Generator (pyGPG)☆36Dec 4, 2024Updated last year
- The "UR_Isaac-sim" repository provides configurations and files to control a UR3e robot using Moveit2. It includes Isaac Sim simulation f…☆33Sep 15, 2024Updated last year
- Online Code Editor Project☆11Jan 31, 2026Updated 6 months ago
- Verilog Convolutional Neural Network on PYNQ☆28Apr 2, 2018Updated 8 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆20Sep 8, 2020Updated 5 years ago
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This repository is created for conducting RISC-V 5-day workshops☆23Jul 29, 2020Updated 6 years ago
- Finance strategy algorithms powered with AI to analyze financial market data, make predictions, and execute trades in real-time.☆12Aug 2, 2023Updated 3 years ago
- Official PyTorch implementation of Doduo: Dense Visual Correspondence from Unsupervised Semantic-Aware Flow☆44Feb 1, 2024Updated 2 years ago
- ☆13Feb 24, 2024Updated 2 years ago
- List: Research Experience for Undergrads☆39Apr 26, 2021Updated 5 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆34Aug 28, 2023Updated 2 years ago
- This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU…☆32Dec 12, 2021Updated 4 years ago