In this program, we learn to design a System-on-Chip (SoC) from basic RTL to GDSII using open-source tools. Part of India’s largest collaborative RISC-V tapeout initiative, empowering 3500+ participants to build silicon and advance the nation’s semiconductor ecosystem.
☆10Nov 25, 2025Updated 11 months ago
Alternatives and similar repositories for irajPatel_RISC-V-SoC-Tapeout-Program_VSD
Users that are interested in irajPatel_RISC-V-SoC-Tapeout-Program_VSD are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆21Aug 19, 2024Updated 2 years ago
- ☆14Aug 8, 2026Updated 2 months ago
- 5 Stage Pipelined RISC-V SoC with Hardware Enforced CFI, Dual Port Synchronous Memory Controller and Bidirectional UART implemented in VH…☆16Oct 29, 2026Updated last week
- ☆22Aug 4, 2022Updated 4 years ago
- This repository is a detailed summary of RTL design using sky130 PDK organized by VLSI System Design☆28Jun 1, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆13Sep 17, 2023Updated 3 years ago
- ☆10Aug 30, 2025Updated last year
- ☆20Sep 16, 2022Updated 4 years ago
- ☆21Nov 8, 2025Updated 11 months ago
- ☆12Jul 7, 2020Updated 6 years ago
- TinyBasic interpreted by custom microcoded CPU☆13Oct 26, 2026Updated last week
- ☆44Jun 24, 2026Updated 4 months ago
- This repository contains lectures designed for an introduction to RISC-v and it's capabilities.☆18Aug 22, 2026Updated 2 months ago
- ☆12Apr 3, 2026Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Weather station using Arduino☆13Jan 15, 2020Updated 6 years ago
- Simple RV32I CPU core implemented in Verilog☆14Jan 4, 2026Updated 10 months ago
- Verilog interface for HC-SR04 Ultrasonic Ranging Module☆10Aug 3, 2023Updated 3 years ago
- ☆12Jun 8, 2018Updated 8 years ago
- A button blinky for stm32 which doesn't use RAM and fits under 50 bytes.☆13Sep 7, 2025Updated last year
- ADC & LCD Interfacing using Verilog & VHDL☆12Feb 27, 2017Updated 9 years ago
- ☆11Dec 3, 2025Updated 11 months ago
- i2c fpga oled sdd1306 bresenham implementation☆16May 20, 2021Updated 5 years ago
- ☆12May 17, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Unified RISC-V Prefetch Queue and Branch Predictor☆11Sep 21, 2026Updated last month
- Projects with Software Defined Radio (SDR) for Computer Networks Class☆17Dec 1, 2020Updated 5 years ago
- Computer Architecture course's project Fall 2018, Innopolis University.☆10Dec 6, 2018Updated 7 years ago
- This is our Compiler Design project for 6th semester.☆12May 15, 2022Updated 4 years ago
- This is a repository about how you can Controll KK 2.1.5 flght Controller by using the Rapsberry pi 3.☆12Sep 19, 2019Updated 7 years ago
- Starter code for creating a USB Keyboard controller or dongle with Bluetooth output using a XIAO ESP32-S3 board.☆17Jan 16, 2024Updated 2 years ago
- Libraries that implement and clients that utilize the Mink-IPC interface☆15Oct 21, 2026Updated 2 weeks ago
- ☆13Jun 10, 2026Updated 4 months ago
- My 32-bit RISC CPU for smallish FPGAs☆18Apr 20, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆16Mar 17, 2026Updated 7 months ago
- Audio Effects Circuit Design & Embedded Systems (STM32F407 microcontroller) Design Project. Goal: with an analog audio input, pitch shift…☆21Sep 23, 2018Updated 8 years ago
- Design of an image generator to represent a street scene. Can be used as a stand-alone design for image generator or as a test pattern ge…☆12Nov 18, 2019Updated 6 years ago
- ☆15Aug 3, 2021Updated 5 years ago
- A short and on point tutorial on how to use an ASIC logic synthesis tool☆17Jul 3, 2026Updated 4 months ago
- ☆22Oct 8, 2026Updated 3 weeks ago
- UVM☆14Mar 16, 2020Updated 6 years ago