alpenwasser / pitayaLinks
Thesis: Custom Filter Designs on the Red Pitaya
☆11Updated 7 years ago
Alternatives and similar repositories for pitaya
Users that are interested in pitaya are comparing it to the libraries listed below
Sorting:
- Collections of guides and projects related to testing RedPitaya☆55Updated 5 years ago
- VHDL Language Support for VSCode☆67Updated 4 months ago
- An innovative Verilog-A compiler☆163Updated 11 months ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 3 years ago
- SDK for FPGA / Linux Instruments☆102Updated last month
- Serial communication link bit error rate tester simulator, written in Python.☆111Updated last week
- Repository for FPGA projects☆55Updated 9 months ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆80Updated 7 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆175Updated 3 weeks ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆133Updated last week
- A collection of demonstration digital filters☆155Updated last year
- Convert KiCAD PCB files to models for import in openEMS☆107Updated 2 years ago
- Export Qucs RF schematics to KiCad layouts & OpenEMS scripts☆144Updated last month
- An innovative Verilog-A compiler☆28Updated 2 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆42Updated this week
- A Python package to use FPGA development tools programmatically.☆138Updated 4 months ago
- High-level python interface to OpenEMS with automatic mesh generation☆88Updated last year
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- VHDL-2008 Support Library☆57Updated 8 years ago
- ☆19Updated 7 months ago
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆12Updated last year
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆397Updated this week
- Verilog-A simulation models☆78Updated last week
- ☆19Updated 4 months ago
- ☆90Updated 2 weeks ago
- Circuit Automatic Characterization Engine☆50Updated 6 months ago
- RTL implementation of components for DVB-S2☆121Updated 2 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆116Updated 4 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 6 months ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago