cryptographic keystream generators in pure Verilog.
☆53Aug 31, 2026Updated 2 weeks ago
Alternatives and similar repositories for CipherCore
Users that are interested in CipherCore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A minimal neuromorphic chip design in SystemVerilog to learn how brain-inspired computing works from the ground up.☆29Mar 30, 2026Updated 5 months ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆22Apr 20, 2026Updated 5 months ago
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 5 months ago
- A progressive set of 100 VHDL projects, from logic gates to a simple CPU and SoC.☆86Sep 15, 2025Updated last year
- Single Port RAM, Dual Port RAM, FIFO☆34May 17, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- VerilogAI – A specialized chatbot for Verilog. Supports code generation, debugging, and explanation with custom prompt engineering and AP…☆18Apr 26, 2026Updated 4 months ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 7 months ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 4 years ago
- Spiking neural network hardware for 7-Series FPGAs☆34Aug 31, 2025Updated last year
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated 2 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆32Mar 5, 2021Updated 5 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- This repo hold information on the open-standard OVP APIs☆21Dec 11, 2025Updated 9 months ago
- Implementation of 5 Stage 32I RISC V Pipeline Processor.☆36Sep 6, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A novel Design-for-Test flow using LibreLane☆46May 9, 2026Updated 4 months ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 2 months ago
- ☆13Feb 1, 2025Updated last year
- ☆138Sep 2, 2023Updated 3 years ago
- Single Cycle 32 bit MIPS☆20Dec 24, 2022Updated 3 years ago
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 4 years ago
- ☆17Jun 2, 2026Updated 3 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Tiny Tapeout GDS Action (using LibreLane)☆27Updated this week
- ASIC implementation flow infrastructure, successor to OpenLane☆543Updated this week
- Binary Phase Shift Keying (BPSK) Modem☆13Jun 25, 2018Updated 8 years ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 9 years ago
- Hardware Formal Verification☆18Aug 10, 2020Updated 6 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆21Jul 28, 2025Updated last year
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆71Jan 30, 2026Updated 7 months ago
- An unnecessarily tiny and minimal implementation of GPT-2 in NumPy.☆11Feb 12, 2023Updated 3 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆21Jun 17, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RTL code of some arbitration algorithm☆17Aug 25, 2019Updated 7 years ago
- ☆11Sep 23, 2022Updated 3 years ago
- Parametric Binary to BCD Converter Using Double Dabble / Shift and Add 3 Algorithm☆16May 28, 2015Updated 11 years ago
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆14Apr 18, 2024Updated 2 years ago
- ☆66Mar 31, 2025Updated last year
- ☆38May 25, 2026Updated 3 months ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆940Aug 28, 2026Updated 3 weeks ago