Production-ready, constant-time cryptographic keystream generators in pure Verilog. Fully hardened for ASIC/FPGA deployment, formally verified, and audited against side-channel leakage.
☆53Jul 18, 2026Updated last month
Alternatives and similar repositories for CipherCore
Users that are interested in CipherCore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆20Apr 20, 2026Updated 4 months ago
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 4 months ago
- A progressive set of 100 VHDL projects, from logic gates to a simple CPU and SoC.☆85Sep 15, 2025Updated 11 months ago
- Single Port RAM, Dual Port RAM, FIFO☆34May 17, 2022Updated 4 years ago
- VerilogAI – A specialized chatbot for Verilog. Supports code generation, debugging, and explanation with custom prompt engineering and AP…☆18Apr 26, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 6 months ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 4 years ago
- Spiking neural network hardware for 7-Series FPGAs☆32Aug 31, 2025Updated 11 months ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated 2 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆31Mar 5, 2021Updated 5 years ago
- A collection of notes, summaries, and projects based on the book "FPGA Programming for Beginners" by Frank Bruno.☆23Aug 25, 2024Updated 2 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- Implementation of 5 Stage 32I RISC V Pipeline Processor.☆36Sep 6, 2024Updated last year
- A novel Design-for-Test flow using LibreLane☆46May 9, 2026Updated 3 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 7 months ago
- ☆13Feb 1, 2025Updated last year
- ☆137Sep 2, 2023Updated 2 years ago
- Single Cycle 32 bit MIPS☆20Dec 24, 2022Updated 3 years ago
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- ASIC implementation flow infrastructure, successor to OpenLane☆525Updated this week
- ☆17Jun 2, 2026Updated 2 months ago
- Tiny Tapeout GDS Action (using LibreLane)☆26Jul 30, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 9 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆21Jul 28, 2025Updated last year
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆70Jan 30, 2026Updated 7 months ago
- An unnecessarily tiny and minimal implementation of GPT-2 in NumPy.☆11Feb 12, 2023Updated 3 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆21Jun 17, 2020Updated 6 years ago
- RTL code of some arbitration algorithm☆17Aug 25, 2019Updated 7 years ago
- ☆11Sep 23, 2022Updated 3 years ago
- 💾 FreeRTOS port for the NEORV32 RISC-V Processor.☆17Aug 17, 2026Updated last week
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆13Apr 18, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆65Mar 31, 2025Updated last year
- ☆49Apr 7, 2024Updated 2 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆912Updated this week
- Verilog synthesis directly from idiomatic Python for numerical/DSP-heavy applications. Not an HDL.☆34Updated this week
- pyslang-mcp is a read-only Model Context Protocol server for compiler-backed Verilog and SystemVerilog analysis. It uses pyslang to parse…☆20Jun 14, 2026Updated 2 months ago
- Description of a RISC-V architecture based on MIPS 3000☆14Apr 24, 2023Updated 3 years ago
- Digital logic benchmark suite☆84Aug 17, 2026Updated last week