Production-ready, constant-time cryptographic keystream generators in pure Verilog. Fully hardened for ASIC/FPGA deployment, formally verified, and audited against side-channel leakage.
☆53Jul 18, 2026Updated this week
Alternatives and similar repositories for CipherCore
Users that are interested in CipherCore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A minimal neuromorphic chip design in SystemVerilog to learn how brain-inspired computing works from the ground up.☆29Mar 30, 2026Updated 3 months ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆19Apr 20, 2026Updated 3 months ago
- VerilogAI – A specialized chatbot for Verilog. Supports code generation, debugging, and explanation with custom prompt engineering and AP…☆18Apr 26, 2026Updated 2 months ago
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 3 months ago
- A progressive set of 100 VHDL projects, from logic gates to a simple CPU and SoC.☆81Sep 15, 2025Updated 10 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Single Port RAM, Dual Port RAM, FIFO☆34May 17, 2022Updated 4 years ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 5 months ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 4 years ago
- Spiking neural network hardware for 7-Series FPGAs☆31Aug 31, 2025Updated 10 months ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated 2 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆30Mar 5, 2021Updated 5 years ago
- This repo hold information on the open-standard OVP APIs☆20Dec 11, 2025Updated 7 months ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- [WIP] Open-source DFT flow☆40May 9, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 6 months ago
- ☆49Apr 7, 2024Updated 2 years ago
- ☆13Feb 1, 2025Updated last year
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆24Jun 29, 2026Updated 3 weeks ago
- ☆17Jun 2, 2026Updated last month
- Single Cycle 32 bit MIPS☆20Dec 24, 2022Updated 3 years ago
- UART in Verilog and VHDL☆17Aug 21, 2022Updated 3 years ago
- ASIC implementation flow infrastructure, successor to OpenLane☆480Updated this week
- HeiChips 2025 LibreLane Workshop☆16Aug 25, 2025Updated 10 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Tiny Tapeout GDS Action (using LibreLane)☆23Updated this week
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 9 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆20Jul 28, 2025Updated 11 months ago
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆70Jan 30, 2026Updated 5 months ago
- An unnecessarily tiny and minimal implementation of GPT-2 in NumPy.☆11Feb 12, 2023Updated 3 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆21Jun 17, 2020Updated 6 years ago
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 6 years ago
- 100 Day ML Challenge to learn and develop machine learning products. Since this is my second time performing this challenge, this time ar…☆13Aug 19, 2021Updated 4 years ago
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆13Apr 18, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 💾 FreeRTOS port for the NEORV32 RISC-V Processor.☆16Updated this week
- A research implementation of RS-S and RS-WS from Minden et al., "A recursive skeletonization factorization based on strong admissibility"…☆14Dec 15, 2018Updated 7 years ago
- Simple high-level synthesis of portable Verilog directly from idiomatic imperative Python for numerical/DSP-heavy applications. Not an HD…☆30Updated this week
- ☆63Mar 31, 2025Updated last year
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆849Updated this week
- Projects with Software Defined Radio (SDR) for Computer Networks Class☆16Dec 1, 2020Updated 5 years ago
- An automated HDC platform☆11Mar 16, 2026Updated 4 months ago