VerilogAI – A specialized chatbot for Verilog. Supports code generation, debugging, and explanation with custom prompt engineering and API backend.
☆18Apr 26, 2026Updated 3 months ago
Alternatives and similar repositories for VerilogAI
Users that are interested in VerilogAI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ESP32-NOW with Wifi☆23Apr 11, 2025Updated last year
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago
- Present Crypto Engine in Verilog☆12Feb 27, 2016Updated 10 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FPGA digital camera controller and frame capture device in VHDL☆15Feb 11, 2013Updated 13 years ago
- ☆15Mar 27, 2026Updated 4 months ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- This project shows how to model a 4-bit flash ADC and a 4-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, vccs …☆21Apr 20, 2019Updated 7 years ago
- ☆18Aug 8, 2017Updated 9 years ago
- MIPS multi cycle Verilog implementation based on Computer Organization and Design by David A. Patterson and John L. Hennessy☆23Jul 3, 2020Updated 6 years ago
- Open-source RTL IP developement for IIR/FIR filters in SystemVerilog, along with the C model and verification IP in UVM☆15Jul 8, 2026Updated last month
- Misc utility FPGA cores☆13Mar 21, 2023Updated 3 years ago
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 9 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- GenStore is the first in-storage processing system designed for genome sequence analysis that greatly reduces both data movement and comp…☆15Apr 6, 2022Updated 4 years ago
- Interfacing OV7670 Camera module to miniSpartan6+☆12Feb 11, 2015Updated 11 years ago
- CAN 2.0B Controller in VHDL and Verilog☆11Nov 22, 2023Updated 2 years ago
- CMod-S6 SoC☆46Jan 6, 2018Updated 8 years ago
- All quizzes and assignment solutions from the Google Project Management: Professional Certificate are included in this repository. Additi…☆20Jan 9, 2025Updated last year
- Arduino library for interfacing with 23K256 and 23LC1024 SRAM chips from Arduino☆17Nov 29, 2013Updated 12 years ago
- Embedded facial recognition system involving PYNQ board, Webcam, and HDMI output.☆11May 10, 2018Updated 8 years ago
- A resource-efficient VHDL-based framework for deploying CNNs and Feedforward Networks on FPGAs, featuring core modules, MNIST examples, a…☆16Mar 10, 2026Updated 5 months ago
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 9 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 5 years ago
- Arizona State University CSE320☆13Mar 22, 2015Updated 11 years ago
- Simulation projects on VLSI design.☆19Apr 6, 2021Updated 5 years ago
- ☆17Mar 9, 2026Updated 5 months ago
- ZPrize entry for Accelerating NTT Operations on an FPGA☆16Nov 18, 2022Updated 3 years ago
- Bose–Chaudhuri–Hocquenghem Codec☆13Mar 19, 2026Updated 4 months ago
- Example SystemVerilog UVM Environment☆11Jun 23, 2015Updated 11 years ago
- verilator testbench w/ Javascript using N-API☆19Feb 19, 2026Updated 5 months ago
- Driver for Microchip Technology Inc. 23LC (23LCV) SPI SRAM chips for AVR, SAM3X (Due), and SAM M0+ (SAMD, SAML, SAMC) microcontrollers on…☆14Nov 26, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆12Sep 22, 2020Updated 5 years ago
- An implementation of the decoding of BCH codes resistant to timing attacks☆11Sep 18, 2020Updated 5 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- divide-and-conquer eigenvalues algorithm for symmetric tridiagonal matrix, designed by Cuppen☆17Mar 1, 2020Updated 6 years ago
- Error Correction Codes - C☆11May 26, 2019Updated 7 years ago
- A simple .py/.pyc compile to .exe with PyInstaller for Anti-Decode☆19Jul 17, 2023Updated 3 years ago
- Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.☆22Updated this week