Free, open-source EDA platform for VHDL and Verilog. HDL editor, circuit canvas, RTL viewer, waveform viewer, and FPGA toolchain in one window.
☆178Aug 20, 2026Updated 2 months ago
Alternatives and similar repositories for OpenCircuitX
Users that are interested in OpenCircuitX are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆28Aug 12, 2026Updated 2 months ago
- Open-source desktop workspace for IC design — schematic capture, analog optimization, SPICE/RTL simulation, synthesis, and digital implem…☆14Updated this week
- Custom IC Design Platform☆124Updated this week
- A PCIe RTL implementation☆27Aug 16, 2026Updated 2 months ago
- Open-Hardware implementation of the icsprout55-pdk☆18Oct 10, 2026Updated 3 weeks ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Create a working Rocket Chip bitstream for Xilinx boards on Ubuntu 24.04 LTS by Eugene Tarassov's GitHub repo☆11Apr 27, 2025Updated last year
- ☆64Sep 4, 2026Updated 2 months ago
- AI hardware engineer☆13Updated this week
- NEORV32 RISC-V SoC running Zephyr RTOS on FPGA bare metal - with an extensible accelerator pipeline architecture, including an DMA-enable…☆18Aug 16, 2026Updated 2 months ago
- Systemverilog and UVM exercises inspired by ziglings☆37Oct 26, 2026Updated last week
- openENOC is an open-source Ethernet-based NoC for scalable MPSoC systems, using Layer-2 frame switching to connect CPUs, accelerators and…☆28Updated this week
- Verilog in your browser — fully client-side. A browser-based Verilog simulator built by compiling Icarus Verilog to WebAssembly☆26Updated this week
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 9 months ago
- Examples of analog circuit design with sEKV for the open source IHP 130nm technology☆33Jun 5, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆25Aug 9, 2026Updated 2 months ago
- Digital Design Equivalence Checking☆114Updated this week
- An analog circuit topology benchmark for LLMs☆17Jun 23, 2026Updated 4 months ago
- Simple UVM environment for experimenting with Verilator.☆54Sep 9, 2026Updated last month
- Python-to-schematic generator for Cadence Virtuoso. Define circuits in Python, auto-generate CDL netlists and schematics.☆45Aug 25, 2026Updated 2 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆34Feb 2, 2026Updated 9 months ago
- ☆22Updated this week
- TinyWhisper: An Open-Source Fully-Integrated Multi-Mode Short-Wave Transmitter for Amateur Radio Applications in 130-nm CMOS☆27Updated this week
- IHP SG13CMOS5L PDK☆19Sep 23, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Implementation of a Sub-Sampling PLL targeting SerDes Applications in SKYWATER PDK 130nm process☆10Apr 18, 2024Updated 2 years ago
- This is a complementary extension to the https://hub.docker.com/r/hpretl/iic-osic-tools Docker image, adding support for RF simulations a…☆17Aug 18, 2026Updated 2 months ago
- ☆42Oct 16, 2026Updated 3 weeks ago
- Full featured RF circuit + electromagnetic simulator. DC, S-parameters, harmonic balance, loadpull, envelope. Also supports 2D and 3D la…☆255Updated this week
- Design a CPU in VHDL☆14Apr 21, 2022Updated 4 years ago
- Translator for SystemVerilog DUT code to gHDL compatible VHDL code.☆27Updated this week
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 5 months ago
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated last year
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆42Jul 30, 2026Updated 3 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Debug waveforms with GDB☆33Nov 12, 2025Updated 11 months ago
- Open-source EDA framework for RTL elaboration, netlist analysis, and transformation, with C++ and Python APIs☆169Updated this week
- SPARX: An Open-Source, Automated, Programmatically Generated, Frequency-Scalable Six-Port Receiver in 130-nm CMOS☆36Updated this week
- MCP server for AI agents to explore SystemVerilog, Verilog and VHDL (beta) designs: trace connectivity, walk hierarchy, jump to source - …☆22Updated this week
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆151Updated this week
- Blender GDSII Importer with PDK Support☆142Oct 16, 2026Updated 3 weeks ago
- Tokyo Night color theme for the KiCad schematic editor☆16Oct 11, 2026Updated 3 weeks ago