OFS / linux-dfl

Related projects ⓘ

Alternatives and complementary repositories for linux-dfl

• chipsalliance / omnixtend
  OmniXtend cache coherence protocol
  ☆78Updated 4 years ago
• RSPwFPGAs / qemu-hdl-cosim
  VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs
  ☆41Updated 3 years ago
• Xilinx / open-nic-driver
  AMD OpenNIC driver includes the Linux kernel driver
  ☆55Updated 8 months ago
• RSPwFPGAs / virtio-fpga-bridge
  Virtio front-end and back-end bridge, implemented with FPGA.
  ☆27Updated 4 years ago
• RSPwFPGAs / virtio-fpga
  A platform for emulating Virtio devices with FPGAs
  ☆25Updated 3 years ago
• OFS / ofs-platform-afu-bbb
  OFS Platform Components
  ☆16Updated last month
• corundum / ethernet-switch
  Ethernet switch implementation written in Verilog
  ☆40Updated last year
• chipsalliance / OmnixtendEndpoint
  Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.
  ☆15Updated 6 months ago
• tymonx / virtio
  Virtio implementation in SystemVerilog
  ☆46Updated 6 years ago
• Xilinx / pcie-model
  PCI Express controller model
  ☆46Updated 2 years ago
• xyzxinyizhang / FPGA-SFP-communication-with-Aurora
  ☆15Updated 6 years ago
• pulp-platform / hero
  Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…
  ☆95Updated last year
• corundum / verilog-pcie
  Verilog PCI express components
  ☆18Updated last year
• firesim / firechip
  Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …
  ☆56Updated 5 years ago
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆56Updated last week
• pulp-platform / carfield
  A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …
  ☆73Updated last week
• chipsalliance / tilelink
  ☆25Updated 10 months ago
• esnet / esnet-smartnic-hw
  ESnet SmartNIC hardware design repository.
  ☆41Updated this week
• Xilinx / open-nic-dpdk
  DPDK Drivers for AMD OpenNIC
  ☆18Updated last year
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆67Updated 6 months ago
• Xilinx / open-nic-shell
  AMD OpenNIC Shell includes the HDL source files
  ☆99Updated 5 months ago
• lewiz-support / LMAC_CORE2
  LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G
  ☆32Updated last year
• riscv-software-src / riscv-isac
  ☆32Updated 3 weeks ago
• pulp-platform / neureka
  2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters
  ☆19Updated last month
• alexforencich / verilog-cam
  Verilog Content Addressable Memory Module
  ☆102Updated 2 years ago
• NetFPGA / NetFPGA-PLUS
  ☆47Updated 4 months ago
• vherdt / riscv-vp
  RISC-V Virtual Prototype
  ☆37Updated 3 years ago
• pulp-platform / hci
  Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores
  ☆12Updated 3 months ago
• pulp-platform / iDMA
  A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)
  ☆93Updated this week
• tenstorrent / rv-core-dv-kit
  ☆24Updated 2 years ago