brunonova / drmips

Related projects ⓘ

Alternatives and complementary repositories for drmips

• jamieiles / oldland-cpu
  Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools
  ☆121Updated 8 years ago
• openrisc / or1k-gcc
  GCC port for OpenRISC 1000
  ☆23Updated 2 years ago
• marmolejo / zet
  Open source implementation of a x86 processor
  ☆307Updated 6 years ago
• lcbcFoo / ReonV
  ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…
  ☆76Updated 2 years ago
• archlabo / Frix
  IBM PC Compatible SoC for a commercially available FPGA board
  ☆68Updated 8 years ago
• Arlet / verilog-65C02-microcode
  65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface
  ☆70Updated last year
• freecores / sparc64soc
  OpenSPARC-based SoC
  ☆59Updated 10 years ago
• ghent360 / riscvOnColorlight-5A-75B
  RISC-V soft core running on Colorlight 5B-74B.
  ☆29Updated 3 years ago
• revaldinho / opc
  One Page CPU Project - CPU, Assembler & Emulator each in a single page of code
  ☆80Updated 4 months ago
• mrisc32 / mrisc32
  MRSIC32 ISA documentation and development
  ☆89Updated last year
• onchipuis / mriscv
  A 32-bit Microcontroller featuring a RISC-V core
  ☆148Updated 6 years ago
• freecores / mcs-4
  4004 CPU and MCS-4 family chips
  ☆37Updated 10 years ago
• Galland / LEON2
  LEON2 SPARC CPU IP core LGPL by Gaisler Research
  ☆18Updated 11 years ago
• Domipheus / TPU
  TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…
  ☆141Updated 8 years ago
• tomverbeure / mr1
  MR1 formally verified RISC-V CPU
  ☆52Updated 5 years ago
• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆38Updated last year
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆137Updated 9 years ago
• adzialocha / 8bit
  Notes on building a 8bit CPU
  ☆50Updated 6 years ago
• PrincetonUniversity / piton-sw
  ☆17Updated 4 years ago
• Toms42 / logisim-RISC-V-CPU
  ☆20Updated 7 years ago
• ZipCPU / zbasic
  A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
  ☆43Updated 2 years ago
• sy2002 / QNICE-FPGA
  QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.
  ☆70Updated last month
• zylin / zpugcc
  ☆50Updated 7 years ago
• zrafa / xinu-avr
  the Xinu OS for AVR atmega328p devices (e.g. Arduino)
  ☆34Updated 2 years ago
• bnoordhuis / tkgate
  A graphical editor and event-driven simulator for digital circuits
  ☆25Updated 2 years ago
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆72Updated 2 months ago
• openrisc / tutorials
  OpenRISC Tutorials
  ☆40Updated 3 months ago
• michaeljclark / riscv-probe
  Simple machine mode program to probe RISC-V control and status registers
  ☆116Updated last year