Alternatives and similar repositories for drmips

Users that are interested in drmips are comparing it to the libraries listed below

• lcbcFoo / ReonV
  ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…
  ☆79Updated 3 years ago
• bnoordhuis / tkgate
  A graphical editor and event-driven simulator for digital circuits
  ☆30Updated 3 years ago
• sy2002 / QNICE-FPGA
  QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.
  ☆76Updated last year
• marmolejo / zet
  Open source implementation of a x86 processor
  ☆332Updated 7 years ago
• Toms42 / logisim-RISC-V-CPU
  ☆21Updated 8 years ago
• Arlet / verilog-65C02-microcode
  65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface
  ☆75Updated 2 years ago
• lxp32 / lxp32-cpu
  A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
  ☆65Updated 8 months ago
• rochus-keller / VerilogCreator
  VerilogCreator is a QtCreator based IDE for Verilog 2005
  ☆171Updated 3 years ago
• archlabo / Frix
  IBM PC Compatible SoC for a commercially available FPGA board
  ☆73Updated 9 years ago
• mrisc32 / mrisc32-a1
  A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA
  ☆24Updated 2 years ago
• freecores / arm4u
  ARM4U
  ☆34Updated 11 years ago
• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆60Updated 2 years ago
• openrisc / or1k-gcc
  GCC port for OpenRISC 1000
  ☆26Updated 10 months ago
• freecores / mcs-4
  4004 CPU and MCS-4 family chips
  ☆44Updated 11 years ago
• lmEshoo / sp-i586
  soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…
  ☆34Updated 9 years ago
• freecores / sparc64soc
  OpenSPARC-based SoC
  ☆75Updated 11 years ago
• veripool / dinotrace
  Simulation VCD waveform viewer, using old Motif UI
  ☆28Updated 2 years ago
• zylin / zpu
  The Zylin ZPU
  ☆248Updated 10 years ago
• mrisc32 / mrisc32
  MRSIC32 ISA documentation and development
  ☆91Updated 2 years ago
• ZipCPU / zbasic
  A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
  ☆45Updated 3 years ago
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆61Updated 5 years ago
• kevinawalsh / logisim-evolution
  Digital logic designer and simulator
  ☆129Updated 2 weeks ago
• openrisc / tutorials
  OpenRISC Tutorials
  ☆45Updated last week
• jamieiles / oldland-cpu
  Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools
  ☆126Updated 9 years ago
• rolandbernard / kleine-riscv
  A small and simple rv32i core written in Verilog
  ☆17Updated 3 years ago
• Johnlon / spam-1
  Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a "C" Compiler and this repo also contains my r…
  ☆70Updated 2 years ago
• OLIMEX / iCE40HX8K-EVB
  iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs
  ☆39Updated last year
• zylin / zpugcc
  ☆54Updated 8 years ago
• 1801BM1 / vm80a
  i8080 precise replica in Verilog, based on reverse engineering of real die
  ☆159Updated 6 years ago
• hamsternz / emulate-risc-v
  A very simple RISC-V ISA emulator.
  ☆39Updated 5 years ago