RISC-V Infrastructure for AI Accelerators
☆52Jun 13, 2026Updated last month
Alternatives and similar repositories for Tiny-Vedas
Users that are interested in Tiny-Vedas are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 24bit CPU with integrated GPU made in Logisim☆15Mar 3, 2026Updated 5 months ago
- Replace Tcl scripting with Python☆18Apr 3, 2026Updated 4 months ago
- RISC-V Dual-Issue RV32I Core in SystemVerilog☆20Jun 26, 2026Updated last month
- RISCV CPU implementation in SystemVerilog☆32Jul 24, 2026Updated 2 weeks ago
- Tiny Tapeout project build tools + chip integration scripts☆35Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Real-Time Image Processing for ASIC/FGPA☆27Feb 23, 2022Updated 4 years ago
- Simulator/interpreter for Arm64 machine language☆15Jun 17, 2022Updated 4 years ago
- linux kernel for pi☆14Nov 4, 2025Updated 9 months ago
- This repo contains the skeleton scripts for running a full RTL2GDS flow using Cadence tools, as demonstrated in the Full RTL2GDS Demo pre…☆83Oct 18, 2025Updated 9 months ago
- Learn how to build our own RV32I(M) core, verify it and actually use it FOR FREE (.md tutorials). From scratch & with more than 200 pages…☆479Jul 23, 2026Updated 2 weeks ago
- Forum for AMD OpenGL and Vulkan graphics drivers☆18May 23, 2024Updated 2 years ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆67Jul 17, 2026Updated 3 weeks ago
- Bare-metal Rust Embedded on K230☆13Jun 21, 2026Updated last month
- Links to the RVfpga materials developed by Imagination Technologies, and recent additions on teaching materials and experiences, papers, …☆38Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 6 months ago
- Smallest usable Editor in less than 800 lines of C☆18Apr 15, 2017Updated 9 years ago
- mirror of https://git.kernel.org/pub/scm/linux/kernel/git/superm1/amd-debug-tools.git/☆19Aug 2, 2026Updated last week
- ☆12Jan 17, 2017Updated 9 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆31Aug 15, 2025Updated 11 months ago
- Linux OpenGL ABI Proposal☆19Oct 10, 2014Updated 11 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆180Feb 2, 2026Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆86Mar 21, 2026Updated 4 months ago
- a tiny configurable assembler for Verilog projects☆11Jul 12, 2021Updated 5 years ago
- matrix-coprocessor for RISC-V☆37Feb 27, 2026Updated 5 months ago
- Python library for manipulating chiptune tracker formats. (HEAVILY WIP, only supports Furnace)☆12Aug 4, 2024Updated 2 years ago
- Google QuickDraw Nerual Network On STM32F4☆13Apr 26, 2019Updated 7 years ago
- ☆62May 3, 2025Updated last year
- A tiny RISC-V instruction decoder and instruction set simulator☆37Oct 24, 2025Updated 9 months ago
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆155Oct 2, 2025Updated 10 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Code for the ATI Mach 8 (IBM 8514/A compatible) blitter☆11Dec 11, 2022Updated 3 years ago
- Code for experiments referenced in the Usenix Security 2017 paper "Strong and Efficient Cache Side-Channel Protection using Hardware Tran…☆14Sep 8, 2022Updated 3 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆34Jul 17, 2025Updated last year
- This editor allows editing 2D tangent fields and rendering in real-time the anisotropic appearance defined by such fields.☆23Mar 3, 2025Updated last year
- This project is focused on the design and verification of digital logic circuits, particularly targeting chip design using Verilog, Syst…☆17Jun 26, 2024Updated 2 years ago
- MIPS R10000 architecture simulator with C++☆11Jun 8, 2023Updated 3 years ago
- Riscrithm is a lightweight, low-boilerplate macro-assembly dialect that compiles straight down to pure, human-readable RISC-V assembly. I…☆24Jul 20, 2026Updated 3 weeks ago