spzbrnmrc / Tiny-VedasView external linksLinks
A highly-configurable RISC-V Core
☆31Dec 27, 2025Updated last month
Alternatives and similar repositories for Tiny-Vedas
Users that are interested in Tiny-Vedas are comparing it to the libraries listed below
Sorting:
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 4 years ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆56Feb 9, 2026Updated last week
- A tiny RISC-V instruction decoder and instruction set simulator☆33Oct 24, 2025Updated 3 months ago
- ☆162Jan 4, 2026Updated last month
- This repo contains essential resources, documentation, and example scripts to guide you through the basics of Rust, focusing on building…☆16Oct 19, 2024Updated last year
- A giant Bash script that builds Linux From Scratch☆12Nov 4, 2024Updated last year
- Backend for skillgraph - a skill based framework for building agents that work.☆28Nov 10, 2025Updated 3 months ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆16Aug 7, 2025Updated 6 months ago
- AI Text2Image iOS App with OpenAPI <> OpenAI Swift Client Generation☆12Sep 18, 2023Updated 2 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- Chameleon: A MatMul-Free TCN Accelerator for End-to-End Few-Shot and Continual Learning from Sequential Data☆25Jun 6, 2025Updated 8 months ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- a hassle-free GitHub Action to benchmark your code continuously.☆14Dec 1, 2025Updated 2 months ago
- ☆24Jan 12, 2026Updated last month
- Wokwi-example how the display is initialised for different boards☆12Mar 13, 2023Updated 2 years ago
- ☆19Nov 20, 2025Updated 2 months ago
- A simple package for leveraging Falcon 180B and the HF ecosystem's tools, including training/inference scripts, safetensors, integrations…☆12Mar 11, 2024Updated last year
- Tools to deploy a Polkadot/Kusama validator node.☆10Dec 27, 2024Updated last year
- ☆16Dec 25, 2024Updated last year
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆15Jun 11, 2025Updated 8 months ago
- ☆12Jan 17, 2017Updated 9 years ago
- Template for writing a contract in Rust.☆16Jan 22, 2026Updated 3 weeks ago
- MIPS R10000 architecture simulator with C++☆10Jun 8, 2023Updated 2 years ago
- whatever it means☆15Jan 12, 2026Updated last month
- Edge TPU object detection on Raspberry Pi with Coral USB Accelerator by integrating TensorFlow Lite C++ API and Qt/QML☆10Jun 24, 2019Updated 6 years ago
- An Open-Source ASIC Design Template for the SG13G2 IHP Open-PDK.☆16Updated this week
- This is a Weather CLI application written in Rust☆11Mar 10, 2024Updated last year
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆60Mar 5, 2023Updated 2 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆26Aug 15, 2025Updated 6 months ago
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆13Sep 25, 2025Updated 4 months ago
- ☆24Aug 22, 2025Updated 5 months ago
- Code for the examples presented in the talk "Training a Llama in your backyard: fine-tuning very large models on consumer hardware" given…☆15Oct 16, 2023Updated 2 years ago
- OpenAI's human-eval sampling benchmark☆13Jan 29, 2024Updated 2 years ago
- Self-contained RTL to GDS flow for simple chip designs☆49Jan 27, 2026Updated 2 weeks ago
- Parametrized RTL benchmark suite☆23Feb 6, 2026Updated last week
- Python library for manipulating chiptune tracker formats. (HEAVILY WIP, only supports Furnace)☆12Aug 4, 2024Updated last year
- ☆15Apr 13, 2025Updated 10 months ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆17Oct 4, 2022Updated 3 years ago
- a tiny configurable assembler for Verilog projects☆11Jul 12, 2021Updated 4 years ago