spzbrnmrc / Tiny-VedasLinks
A highly-configurable RISC-V Core
☆28Updated 2 weeks ago
Alternatives and similar repositories for Tiny-Vedas
Users that are interested in Tiny-Vedas are comparing it to the libraries listed below
Sorting:
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆458Updated this week
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆95Updated 7 months ago
- Open-source RISC-V microcontroller for embedded and FPGA applications☆189Updated this week
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆130Updated 3 months ago
- Learn how to build our own RV32I(M) core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial wit…☆319Updated this week
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆165Updated 4 years ago
- A simple RISC V core for teaching☆198Updated 4 years ago
- Communication framework for RTL simulation and emulation.☆307Updated 3 weeks ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆117Updated 2 years ago
- ☆439Updated 10 months ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆151Updated 5 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆65Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆129Updated 2 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆288Updated 7 months ago
- It contains a curated list of awesome RISC-V Resources.☆287Updated 11 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆148Updated 3 months ago
- An overview of TL-Verilog resources and projects☆82Updated 2 weeks ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆183Updated this week
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆97Updated 10 months ago
- ☆368Updated 2 years ago
- A tiny system built on a small QMTECH board☆110Updated 9 months ago
- ASIC implementation flow infrastructure, successor to OpenLane☆244Updated this week
- Self checking RISC-V directed tests☆118Updated 7 months ago
- SystemVerilog Tutorial☆186Updated last month
- CORE-V Family of RISC-V Cores☆315Updated 10 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆252Updated last year
- Open source ISS and logic RISC-V 32 bit project☆61Updated last month
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆218Updated 2 months ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆126Updated 10 years ago
- ☆37Updated 5 months ago