RISC-V Infrastructure for AI Accelerators
☆53Sep 17, 2026Updated this week
Alternatives and similar repositories for Tiny-Vedas
Users that are interested in Tiny-Vedas are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 24bit CPU with integrated GPU made in Logisim☆15Mar 3, 2026Updated 6 months ago
- Replace Tcl scripting with Python☆18Aug 25, 2026Updated 3 weeks ago
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago
- This repository contains a RISC-V System-on-Chip (SoC) design files implemented in SystemVerilog☆21Feb 9, 2025Updated last year
- RISC-V Dual-Issue RV32I Core in SystemVerilog☆28Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- RISCV CPU implementation in SystemVerilog☆32Aug 28, 2026Updated 3 weeks ago
- Tiny Tapeout project build tools + chip integration scripts☆35Updated this week
- Real-Time Image Processing for ASIC/FGPA☆28Feb 23, 2022Updated 4 years ago
- Simulator/interpreter for Arm64 machine language☆15Jun 17, 2022Updated 4 years ago
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆62Mar 5, 2023Updated 3 years ago
- This repo contains the skeleton scripts for running a full RTL2GDS flow using Cadence tools, as demonstrated in the Full RTL2GDS Demo pre…☆86Oct 18, 2025Updated 11 months ago
- Learn how to build our own RV32I(M) core, verify it and actually use it FOR FREE (.md tutorials). From scratch & with more than 200 pages…☆501Jul 23, 2026Updated last month
- PineTab2 mainline kernel sources, with patches☆14Jun 22, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆70Sep 2, 2026Updated 2 weeks ago
- Links to the RVfpga materials developed by Imagination Technologies, and recent additions on teaching materials and experiences, papers, …☆40Aug 31, 2026Updated 2 weeks ago
- library OS, based on xv6, for running go programs on (virtual) bare metal☆13Jul 12, 2011Updated 15 years ago
- Typhoon GPU on FPGA☆13Aug 22, 2019Updated 7 years ago
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 8 months ago
- Smallest usable Editor in less than 800 lines of C☆18Apr 15, 2017Updated 9 years ago
- ☆13Jan 17, 2017Updated 9 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆33Aug 15, 2025Updated last year
- Advent of Code puzzles, solved in Hardware☆24Jan 13, 2026Updated 8 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆185Feb 2, 2026Updated 7 months ago
- The PiFrame is a mainframe MVS3.8J built on the raspberry Pi with a few extra bells and whistles to make it look oldy worldy. It's a fun …☆18Jan 2, 2025Updated last year
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆88Mar 21, 2026Updated 5 months ago
- a tiny configurable assembler for Verilog projects☆11Jul 12, 2021Updated 5 years ago
- matrix-coprocessor for RISC-V☆39Feb 27, 2026Updated 6 months ago
- Python library for manipulating chiptune tracker formats. (HEAVILY WIP, only supports Furnace)☆14Aug 4, 2024Updated 2 years ago
- ☆62May 3, 2025Updated last year
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Pequeno R5 (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32IM ISA.☆158Aug 21, 2026Updated 3 weeks ago
- Code for the ATI Mach 8 (IBM 8514/A compatible) blitter☆11Dec 11, 2022Updated 3 years ago
- Code for experiments referenced in the Usenix Security 2017 paper "Strong and Efficient Cache Side-Channel Protection using Hardware Tran…☆14Sep 8, 2022Updated 4 years ago
- This project is focused on the design and verification of digital logic circuits, particularly targeting chip design using Verilog, Syst…☆17Jun 26, 2024Updated 2 years ago
- A type-safe, formally verifiable HDL compiler in Lean 4. Inspired by Clash, built for high-assurance hardware synthesis.☆117Updated this week
- The User Guide of XiangShan.☆22Sep 1, 2026Updated 2 weeks ago
- ☆15Nov 30, 2023Updated 2 years ago