RISC-V Infrastructure for AI Accelerators
☆53Jun 13, 2026Updated 2 months ago
Alternatives and similar repositories for Tiny-Vedas
Users that are interested in Tiny-Vedas are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 24bit CPU with integrated GPU made in Logisim☆15Mar 3, 2026Updated 5 months ago
- Replace Tcl scripting with Python☆18Updated this week
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago
- A simple C++ COLLADA parser and OpenGL viewer, DevIL texture loading with a test QT interface.☆10Jul 22, 2012Updated 14 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V Dual-Issue RV32I Core in SystemVerilog☆26Aug 19, 2026Updated last week
- Verilog implementation of a ultrasonic radar☆20Jan 7, 2018Updated 8 years ago
- RISCV CPU implementation in SystemVerilog☆32Updated this week
- A framework agnostic simple and lightweight way to create and reuse routes on web apps.☆11Apr 16, 2026Updated 4 months ago
- Tiny Tapeout project build tools + chip integration scripts☆35Aug 20, 2026Updated last week
- Real-Time Image Processing for ASIC/FGPA☆27Feb 23, 2022Updated 4 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆62Mar 5, 2023Updated 3 years ago
- linux kernel for pi☆14Nov 4, 2025Updated 9 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This repo contains the skeleton scripts for running a full RTL2GDS flow using Cadence tools, as demonstrated in the Full RTL2GDS Demo pre…☆84Oct 18, 2025Updated 10 months ago
- Learn how to build our own RV32I(M) core, verify it and actually use it FOR FREE (.md tutorials). From scratch & with more than 200 pages…☆489Jul 23, 2026Updated last month
- Arduino Nano 33 BLE Sense for beginners☆13Mar 4, 2023Updated 3 years ago
- Forum for AMD OpenGL and Vulkan graphics drivers☆18May 23, 2024Updated 2 years ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆68Aug 19, 2026Updated last week
- Bare-metal Rust Embedded on K230☆13Jun 21, 2026Updated 2 months ago
- Links to the RVfpga materials developed by Imagination Technologies, and recent additions on teaching materials and experiences, papers, …☆39Aug 23, 2026Updated last week
- library OS, based on xv6, for running go programs on (virtual) bare metal☆13Jul 12, 2011Updated 15 years ago
- Smart library with comprehensive functions for counting (multiple) frequencies and period-times. For Arduino Uno and Zero.☆18Oct 26, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 7 years ago
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 7 months ago
- mirror of https://git.kernel.org/pub/scm/linux/kernel/git/superm1/amd-debug-tools.git/☆20Updated this week
- ☆13Jan 17, 2017Updated 9 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆33Aug 15, 2025Updated last year
- Linux OpenGL ABI Proposal☆19Oct 10, 2014Updated 11 years ago
- Advent of Code puzzles, solved in Hardware☆22Jan 13, 2026Updated 7 months ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆184Feb 2, 2026Updated 6 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆88Mar 21, 2026Updated 5 months ago
- matrix-coprocessor for RISC-V☆37Feb 27, 2026Updated 6 months ago
- Universal Cooperative Multithread Lib with real time Scheduler that was designed to work, virtually, into any modern micro controller or …☆21Jan 5, 2022Updated 4 years ago
- Python library for manipulating chiptune tracker formats. (HEAVILY WIP, only supports Furnace)☆12Aug 4, 2024Updated 2 years ago
- Google QuickDraw Nerual Network On STM32F4☆13Apr 26, 2019Updated 7 years ago
- A simple distributed hash table☆16Jun 24, 2015Updated 11 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago