basicthinker / ThyNVM
ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/basicthinker/Sexain-MemController)
☆29Updated 7 years ago
Alternatives and similar repositories for ThyNVM:
Users that are interested in ThyNVM are comparing it to the libraries listed below
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆33Updated 3 years ago
- VANS: A validated NVRAM simulator☆26Updated last year
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆44Updated last year
- Source code for NVAlloc-ASPLOS'22☆31Updated 3 years ago
- ☆30Updated 9 years ago
- ☆29Updated 4 years ago
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆76Updated 5 years ago
- ☆26Updated 5 years ago
- Strata: A Cross Media File System☆71Updated last year
- Kernel repo of "Nimble Page Management for Tiered Memory Systems" in ASPLOS 2019☆42Updated 2 years ago
- HME a hybrid memory emulator for studying the performance and energy characteristics of upcoming NVM technologies. HME exploits features …☆49Updated 2 years ago
- ☆26Updated 2 years ago
- A simulator of a memory controller designed for hybrid DRAM+NVM.☆18Updated 9 years ago
- An FPGA-based full-stack in-storage computing system.☆37Updated 4 years ago
- ☆35Updated 2 years ago
- Hybrid Memory (DRAM+NVM) Simulator☆9Updated 8 years ago
- Nap - NUMA-Aware Persistent Indexes☆41Updated 3 years ago
- Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.☆19Updated 2 years ago
- ☆120Updated 3 years ago
- Porting PMFS to the latest Linux kernel☆16Updated 4 years ago
- This is the implementation of our research system Illuminator that was published in ASPLOS 2018 with the title "Making Huge Pages Actuall…☆11Updated 4 years ago
- GCC port of TM system Mnemosyne☆30Updated 6 years ago
- A tool for measuring the cache-coherence latencies of a processor (i.e., the latencies of loads, stores, CAS, FAI, TAS, and SWAP).☆76Updated 3 years ago
- Understanding the Idiosyncrasies of Real Persistent Memory☆33Updated 3 years ago
- The Artifact Evaluation Version of SOSP Paper #19☆44Updated 7 months ago
- MV-RLU: Scaling Read-Log-Update with Multi-Versioning☆15Updated 3 years ago
- A Write-friendly and Cache-optimized Hashing Scheme for Non-volatile Memory Systems (MSST 2017, TPDS 2018)☆29Updated 6 years ago
- ☆25Updated 8 years ago
- A high-performance file system for multicore CPUs and flash storage☆33Updated last year
- WHISPER is a comprehensive benchmark suite for emerging persistent memory technologies.☆48Updated 6 years ago