Scalable FPGA General-Purpose Open-Source Toolchain
☆91Mar 30, 2026Updated 5 months ago
Alternatives and similar repositories for FPGABuilder
Users that are interested in FPGABuilder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SynthPilot官方教程文档☆32Apr 8, 2026Updated 4 months ago
- AI-assisted FPGA development across AMD Vivado, Anlogic TangDynasty, and Intel Quartus.☆57Aug 17, 2026Updated 2 weeks ago
- 将 Verilog 设计规范、流水线模式与 FPGA 优化笔记结构化为可查询的本地知识库，供本地智能代理或脚本检索并返回带出处的实现建议与示例代码。☆25May 23, 2026Updated 3 months ago
- This repository defines a Claude Code skill for working with Verilog☆18Apr 21, 2026Updated 4 months ago
- Arduino library to control the X9C102, X9C103, X9C104, and X9C503 Digitally Controlled Potentiometers☆17Aug 15, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Sublime Text plugin that displays inline images for single-line comments formatted like `// `.☆12May 16, 2024Updated 2 years ago
- 基于高云FPGA与AD9363/AD9361射频收发器，构建了一套灵活可重构的软件无线电（SDR）系统，通信核心代码纯Verilog实现。软硬件全开源，高速基带处理部署于FPGA，交互业务部署于Python上位机，通过千兆以太网交互，实现了QPSK等多种实时通信与动态参数配…☆132Updated this week
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Feb 3, 2025Updated last year
- ☆157May 4, 2026Updated 3 months ago
- The SoC Design for Time-Sensitive Networking (TSN)☆24Dec 5, 2025Updated 8 months ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆14Mar 13, 2022Updated 4 years ago
- Vivado MCP server — 让 Claude Code / Cursor / Codex 驱动本地 FPGA 全流程。30 个精选工具、8 个证据驱动 Prompt、doctor 环境自检、GUI/Tcl/attach 会话，以及时序和 CRITICAL WAR…☆111Aug 9, 2026Updated 3 weeks ago
- 一个可以连接onenet mqtt服务的esp32工程☆19Jul 14, 2025Updated last year
- verilog☆21Jun 26, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆10May 23, 2024Updated 2 years ago
- deeplx url pool + REST API☆12Apr 19, 2025Updated last year
- STEP FPGA Development Board - Lattice MachXO2 FPGA☆15Jun 26, 2019Updated 7 years ago
- 透传功能，一端接串口，一端接网口，分别使用UDP、TCP客户端、TCP服务器端的阻塞透传☆15Mar 25, 2020Updated 6 years ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- ☆25Jul 16, 2026Updated last month
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- Agent skill for AMD/Xilinx Vitis HLS generation and FPGA design workflows.☆24Aug 14, 2026Updated 2 weeks ago
- Hogge Phase EMFI Detector☆15Jun 16, 2021Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Neural network from scratch in Python using Numpy☆12May 28, 2017Updated 9 years ago
- Digital HDL Design Full-stack Agents☆193Jul 28, 2026Updated last month
- ☆17Jul 26, 2026Updated last month
- This repository contains a comprehensive collection of parameterized and configurable RTL modules written in Verilog, organized by catego…☆20Sep 23, 2025Updated 11 months ago
- arduino inkshield+5 button code for printing multiple messages☆12Jun 17, 2016Updated 10 years ago
- ☆12Jan 14, 2024Updated 2 years ago
- ☆20Sep 16, 2021Updated 4 years ago
- 使用esp32s3实现usbip服务器☆62May 16, 2026Updated 3 months ago
- ☆20Jul 6, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Web client for SDRangel websockets spectrum server☆16Oct 5, 2025Updated 10 months ago
- A CORDIC implementation of square root Verilog calculation on Quartus Prime 16.0, with ability to simulate on ModelSim as well.☆19Jul 24, 2021Updated 5 years ago
- Final year research project to design a programmable virtual switch based on the specifications of a TSN to be implemented on a TSN netwo…☆13Nov 17, 2020Updated 5 years ago
- Agent skill for Verilog-2001 RTL generation and FPGA design workflows.☆251Updated this week
- Windows Serial Port forwarding to TCP/IP port☆19Aug 25, 2021Updated 5 years ago
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆17Apr 15, 2020Updated 6 years ago
- Basic Simulink Blocks for modeling CDRs and PLLs☆17Apr 25, 2020Updated 6 years ago