Scalable FPGA General-Purpose Open-Source Toolchain
☆101Mar 30, 2026Updated 5 months ago
Alternatives and similar repositories for FPGABuilder
Users that are interested in FPGABuilder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SynthPilot官方教程文档☆33Apr 8, 2026Updated 5 months ago
- AI-assisted FPGA development across AMD Vivado, Anlogic TangDynasty, and Intel Quartus.☆57Aug 17, 2026Updated last month
- Xilinx/AMD FPGA & MPSoC Vivado design skill for Claude — covers block design, IP config, XDC constraints, synthesis, implementation and b…☆436Apr 25, 2026Updated 4 months ago
- 将 Verilog 设计规范、流水线模式与 FPGA 优化笔记结构化为可查询的本地知识库，供本地智能代理或脚本检索并返回带出处的实现建议与示例代码。☆26May 23, 2026Updated 3 months ago
- Arduino library to control the X9C102, X9C103, X9C104, and X9C503 Digitally Controlled Potentiometers☆17Aug 15, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Sublime Text plugin that displays inline images for single-line comments formatted like `// `.☆12May 16, 2024Updated 2 years ago
- 基于高云FPGA与AD9363/AD9361射频收发器，构建了一套灵活可重构的软件无线电（SDR）系统，通信核心代码纯Verilog实现。软硬件全开源，高速基带处理部署于FPGA，交互业务部署于Python上位机，通过千兆以太网交互，实现了QPSK等多种实时通信与动态参数配…☆147Aug 28, 2026Updated 3 weeks ago
- MCP server that holds vivado and allows access to vivado without starting a new batch command every time☆62Feb 19, 2026Updated 7 months ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Feb 3, 2025Updated last year
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get …☆27Jan 11, 2025Updated last year
- The SoC Design for Time-Sensitive Networking (TSN)☆25Dec 5, 2025Updated 9 months ago
- ☆173Sep 5, 2026Updated 2 weeks ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆14Mar 13, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Vivado MCP server — 让 Claude Code / Cursor / Codex 驱动本地 FPGA 全流程。30 个精选工具、8 个证据驱动 Prompt、doctor 环境自检、GUI/Tcl/attach 会话，以及时序和 CRITICAL WAR…☆131Aug 9, 2026Updated last month
- ☆43Sep 2, 2026Updated 2 weeks ago
- 一个可以连接onenet mqtt服务的esp32工程☆19Jul 14, 2025Updated last year
- verilog☆21Jun 26, 2023Updated 3 years ago
- ☆10May 23, 2024Updated 2 years ago
- A lock in amplifier running on the RedPitaya's FPGA☆18Jan 29, 2019Updated 7 years ago
- STEP FPGA Development Board - Lattice MachXO2 FPGA☆15Jun 26, 2019Updated 7 years ago
- [DATE'25, ICCAD'25] An embedded FPGA-based LLM accelerator capable of supporting Llama2-7B☆202Jul 30, 2026Updated last month
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆26Jul 16, 2026Updated 2 months ago
- Collection of projects for adding GNURadio to a REDHAWK Domain as a Component, thus enabling easy installation of flowgraphs into REDHAWK…☆15Jul 15, 2019Updated 7 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- Hogge Phase EMFI Detector☆15Jun 16, 2021Updated 5 years ago
- Neural network from scratch in Python using Numpy☆12May 28, 2017Updated 9 years ago
- Multi-agent inference framework for RTL generation. A Verilog agent and a Python reference-model agent independently propose implementati…☆28Jul 27, 2026Updated last month
- Digital HDL Design Full-stack Agents☆205Sep 1, 2026Updated 2 weeks ago
- MWbalanced STM32 control source code with no RTOS.☆28Jan 5, 2017Updated 9 years ago
- ☆183Mar 10, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- arduino inkshield+5 button code for printing multiple messages☆12Jun 17, 2016Updated 10 years ago
- 使用esp32s3实现usbip服务器☆64May 16, 2026Updated 4 months ago
- Web client for SDRangel websockets spectrum server☆16Oct 5, 2025Updated 11 months ago
- A CORDIC implementation of square root Verilog calculation on Quartus Prime 16.0, with ability to simulate on ModelSim as well.☆19Jul 24, 2021Updated 5 years ago
- Final year research project to design a programmable virtual switch based on the specifications of a TSN to be implemented on a TSN netwo…☆13Nov 17, 2020Updated 5 years ago
- Agent skill for Verilog-2001 RTL generation and FPGA design workflows.☆291Aug 25, 2026Updated 3 weeks ago
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆17Apr 15, 2020Updated 6 years ago