Scalable FPGA General-Purpose Open-Source Toolchain
☆84Mar 30, 2026Updated 3 months ago
Alternatives and similar repositories for FPGABuilder
Users that are interested in FPGABuilder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SynthPilot官方教程文档☆28Apr 8, 2026Updated 3 months ago
- Talk to your AI. Watch it drive Vivado. — an MCP server for AI-driven FPGA development on Xilinx Vivado.☆52Jun 9, 2026Updated last month
- Xilinx/AMD FPGA & MPSoC Vivado design skill for Claude — covers block design, IP config, XDC constraints, synthesis, implementation and b…☆366Apr 25, 2026Updated 2 months ago
- This repository defines a Claude Code skill for working with Verilog☆17Apr 21, 2026Updated 3 months ago
- 基于高云FPGA与AD9363/AD9361射频收发器，构建了一套灵活可重构的软件无线电（SDR）系统，通信核心代码纯Verilog实现。软硬件全开源，高速基带处理部署于FPGA，交互业务部署于Python上位机，通过千兆以太网交互，实现了QPSK等多种实时通信与动态参数配…☆110Apr 1, 2026Updated 3 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- MCP server that holds vivado and allows access to vivado without starting a new batch command every time☆53Feb 19, 2026Updated 5 months ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Feb 3, 2025Updated last year
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get …☆24Jan 11, 2025Updated last year
- ☆153May 4, 2026Updated 2 months ago
- The SoC Design for Time-Sensitive Networking (TSN)☆23Dec 5, 2025Updated 7 months ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆15Mar 13, 2022Updated 4 years ago
- MCP server for Xilinx Vivado — 让 AI(Claude Code / Cursor)驱动 FPGA 全流程:综合/实现/仿真/波形/时序诊断。30 个精简工具,CRITICAL WARNING 自动分类 + 中文修复建议,其余交给 run_tc…☆77Jul 14, 2026Updated last week
- 一个可以连接onenet mqtt服务的esp32工程☆19Jul 14, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- verilog☆21Jun 26, 2023Updated 3 years ago
- ☆19Apr 15, 2026Updated 3 months ago
- [DATE'25, ICCAD'25] An embedded FPGA-based LLM accelerator capable of supporting Llama2-7B☆175May 1, 2026Updated 2 months ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- ☆21Updated this week
- Collection of projects for adding GNURadio to a REDHAWK Domain as a Component, thus enabling easy installation of flowgraphs into REDHAWK…☆15Jul 15, 2019Updated 7 years ago
- Agent skill for AMD/Xilinx Vitis HLS generation and FPGA design workflows.☆21Jul 6, 2026Updated 2 weeks ago
- 8b10b Encoder/Decoder☆13Jul 17, 2014Updated 12 years ago
- Multi-agent inference framework for RTL generation. A Verilog agent and a Python reference-model agent independently propose implementati…☆21May 29, 2026Updated last month
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Digital HDL Design Full-stack Agents☆166Updated this week
- ☆17Aug 8, 2025Updated 11 months ago
- ☆174Mar 10, 2025Updated last year
- This repository contains a comprehensive collection of parameterized and configurable RTL modules written in Verilog, organized by catego…☆18Sep 23, 2025Updated 9 months ago
- Distributed SDDMM Kernel☆12Jul 8, 2022Updated 4 years ago
- arduino inkshield+5 button code for printing multiple messages☆12Jun 17, 2016Updated 10 years ago
- 使用esp32s3实现usbip服务器☆58May 16, 2026Updated 2 months ago
- Experimental DSP Python Scripts using an RTL-SDR USB dongle☆13Mar 13, 2021Updated 5 years ago
- Web client for SDRangel websockets spectrum server☆16Oct 5, 2025Updated 9 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A CORDIC implementation of square root Verilog calculation on Quartus Prime 16.0, with ability to simulate on ModelSim as well.☆19Jul 24, 2021Updated 4 years ago
- ☆12Sep 18, 2024Updated last year
- Agent skill for Verilog-2001 RTL generation and FPGA design workflows.☆201Updated this week
- Basic Simulink Blocks for modeling CDRs and PLLs☆16Apr 25, 2020Updated 6 years ago
- Test suite for Linux framebuffer☆14Jul 1, 2021Updated 5 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆39Aug 13, 2024Updated last year
- MATLAB Vision HDL☆16Jan 17, 2020Updated 6 years ago