Alternatives and similar repositories for cmips

Users that are interested in cmips are comparing it to the libraries listed below

• Arlet / cpld-6502

  View on GitHub
  6502 CPU in 4 small CPLDs
  ☆25May 3, 2022Updated 3 years ago
• freecores / pipelined_fft_256

  View on GitHub
  Pipelined FFT/IFFT 256 points processor
  ☆10Jul 17, 2014Updated 11 years ago
• freecores / ethernet_tri_mode

  View on GitHub
  10_100_1000 Mbps tri-mode ethernet MAC
  ☆10Jul 17, 2014Updated 11 years ago
• Mi-V-Soft-RISC-V / miv-rv32-bare-metal-examples

  View on GitHub
  ☆12Aug 7, 2025Updated 6 months ago
• riscvarchive / riscv-zfinx

  View on GitHub
  ☆12Feb 15, 2024Updated 2 years ago
• NerdingAlaska / bb0.2

  View on GitHub
  bb0.2 lives here!
  ☆10Apr 15, 2022Updated 3 years ago
• Bryce-Readyhough / caravel_UNCC_MPW_1

  View on GitHub
  This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…
  ☆11Apr 21, 2023Updated 2 years ago
• freecores / divider

  View on GitHub
  Hardware Division Units
  ☆10Jul 17, 2014Updated 11 years ago
• ultraembedded / altor32

  View on GitHub
  AltOr32 - Alternative Lightweight OpenRisc CPU
  ☆13Dec 17, 2015Updated 10 years ago
• freecores / udp_ip_stack

  View on GitHub
  1G eth UDP / IP Stack
  ☆10Jul 17, 2014Updated 11 years ago
• efabless / ravenna

  View on GitHub
  32-bit RISC-V microcontroller
  ☆12Sep 11, 2021Updated 4 years ago
• elementum-games / shinobi-chronicles

  View on GitHub
  https://shinobichronicles.com
  ☆12Jan 31, 2026Updated 2 weeks ago
• freecores / ahb_master

  View on GitHub
  Generic AHB master stub
  ☆12Jul 17, 2014Updated 11 years ago
• qedsoftware / doxygen-demo

  View on GitHub
  Demonstration of using Doxygen to generate documentation for C++ code. Credits to Brent Nash.
  ☆13May 20, 2013Updated 12 years ago
• harshilasu / Intel-4004-CPU-in-Verilog

  View on GitHub
  Arizona State University CSE320
  ☆11Mar 22, 2015Updated 10 years ago
• paripath / cdf

  View on GitHub
  Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format
  ☆13Feb 13, 2020Updated 6 years ago
• stephanemagnenat / osqoop

  View on GitHub
  Osqoop is an open-source oscilloscope
  ☆11Mar 4, 2018Updated 7 years ago
• TheOneKevin / icarusext

  View on GitHub
  iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.
  ☆11Mar 4, 2023Updated 2 years ago
• BigEd / verilog-6502

  View on GitHub
  This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL
  ☆20Feb 16, 2013Updated 12 years ago
• freecores / sgmii

  View on GitHub
  SGMII
  ☆13Jul 17, 2014Updated 11 years ago
• epiclabs-io / docker-oracle-xe-11g

  View on GitHub
  Dockerfile of Oracle Database Express Edition 11g Release 2
  ☆10Nov 6, 2023Updated 2 years ago
• pradeepsk13 / vsdsram_sky130_1.8V

  View on GitHub
  Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node
  ☆14Mar 31, 2021Updated 4 years ago
• CentOS / duffy

  View on GitHub
  CentOS CI provisioner
  ☆10Updated this week
• XUANTIE-RV / opensbi

  View on GitHub
  ☆17Updated this week
• google / globalfoundries-pdk-libs-gf180mcu_fd_io

  View on GitHub
  IO and periphery cells for the GF180MCU provided by GlobalFoundries.
  ☆14Dec 3, 2022Updated 3 years ago
• walkingtospace / MIPSR10K

  View on GitHub
  MIPS R10000 architecture simulator with C++
  ☆10Jun 8, 2023Updated 2 years ago
• chipforge / PearlRiver

  View on GitHub
  1st Testwafer for LibreSilicon
  ☆15May 24, 2019Updated 6 years ago
• vsdip / vsdsram

  View on GitHub
  An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…
  ☆14Jul 22, 2020Updated 5 years ago
• freecores / usb_phy

  View on GitHub
  USB 1.1 PHY
  ☆11Jul 17, 2014Updated 11 years ago
• drone / drone_playground

  View on GitHub
  Helping get up to speed with drone via examples
  ☆11Feb 1, 2022Updated 4 years ago
• freecores / reed_solomon_decoder

  View on GitHub
  Reed Solomon Decoder (204,188)
  ☆12Jul 17, 2014Updated 11 years ago
• spbgovbr / gepnet

  View on GitHub
  ☆10Jan 11, 2023Updated 3 years ago
• Coloquinte / PlaceRoute

  View on GitHub
  VLSI placement and routing tool
  ☆15Dec 20, 2025Updated last month
• freecores / fpu_double

  View on GitHub
  FPU Double VHDL
  ☆12Jul 17, 2014Updated 11 years ago
• ellisgl / sap-1-v2-mojo

  View on GitHub
  SAP-1 CPU in Verilog for the Mojo FPGA board - has seperate address bus.
  ☆12Jun 28, 2020Updated 5 years ago
• freecores / an-fpga-implementation-of-low-latency-noc-based-mpsoc

  View on GitHub
  NoC based MPSoC
  ☆11Jul 17, 2014Updated 11 years ago
• lipro / tv80

  View on GitHub
  The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)
  ☆10Jan 9, 2016Updated 10 years ago
• vsdip / rvmyth_avsddac_interface

  View on GitHub
  ☆15Dec 2, 2021Updated 4 years ago
• freecores / wb_builder

  View on GitHub
  WISHBONE Builder
  ☆15Sep 10, 2016Updated 9 years ago