Kaigard / Anfield
An incomplete RISCV-IM64 SoC
☆6Updated last year
Related projects: ⓘ
- upgrade to e203 (a risc-v core)☆36Updated 4 years ago
- Step by step tutorial for building CortexM0 SoC☆35Updated 2 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆20Updated last year
- AXI协议规范中文翻译版☆124Updated 2 years ago
- commit rtl and build cosim env☆35Updated 5 months ago
- Cortex M0 based SoC☆68Updated 3 years ago
- ☆60Updated 3 years ago
- ☆35Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆66Updated 3 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆104Updated 2 years ago
- verilog☆21Updated last year
- 视频旋转（2019FPGA大赛）☆28Updated 4 years ago
- commit rtl and build cosim env☆13Updated 7 months ago
- UVM实战随书源码☆42Updated 5 years ago
- ☆61Updated last year
- ☆32Updated 9 years ago
- FFT implement by verilog_测试验证已通过☆47Updated 8 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛（高云赛道）项目，题目基于高云FPGA的多路网络视频监控编码系统。☆37Updated 9 months ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆72Updated 3 years ago
- AXI总线连接器☆89Updated 4 years ago
- HYF's high quality verilog codes☆9Updated 2 months ago
- I2C Master and Slave☆28Updated 9 years ago
- ☆60Updated 6 months ago
- An AXI4-based DDR1 controller to realize mass, cheap memory for FPGA. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆134Updated last year
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆16Updated 9 months ago
- fpga i2c slave verilog hdl rtl☆10Updated 8 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆32Updated 2 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆18Updated last year
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆51Updated last year
- SpinalHDL-tutorial based on Jupyter Notebook☆126Updated 3 months ago