cyrozap / iCEstick-UART-DemoLinks
This is a simple UART echo test for the iCEstick Evaluation Kit
☆38Updated 6 years ago
Alternatives and similar repositories for iCEstick-UART-Demo
Users that are interested in iCEstick-UART-Demo are comparing it to the libraries listed below
Sorting:
- ☆61Updated last year
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 4 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- Repository and Wiki for Chip Hack events.☆51Updated 4 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆70Updated 4 years ago
- FPGA 101 - Workshop materials☆76Updated 6 years ago
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆62Updated last year
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 4 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆105Updated 4 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆38Updated 9 months ago
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- A wishbone controlled FM transmitter hack☆23Updated last year
- Upduino v2 with the ice40 up5k FPGA demos☆82Updated 2 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- LIB:Library for interacting with an FPGA over USB☆84Updated 4 years ago
- Bootloader for Fomu☆103Updated 2 years ago
- USB Full-Speed core written in migen/LiteX☆42Updated 6 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- List of all links you can try with ULX3S☆103Updated 3 years ago
- Documenting the Lattice ECP5 bit-stream format.☆56Updated 2 years ago
- ZPUino HDL implementation☆90Updated 7 years ago
- A reimplementation of a tiny stack CPU☆85Updated last year
- ICE40 FPGA Cape for Beaglebone☆51Updated 4 years ago
- This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017☆46Updated 6 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆36Updated 3 years ago
- Yosys Plugins☆21Updated 6 years ago
- RISC-V CPU for OpenFPGAs, in Icestudio☆93Updated last year
- Open Processor Architecture☆26Updated 9 years ago