cyrozap / iCEstick-UART-DemoLinks
This is a simple UART echo test for the iCEstick Evaluation Kit
☆38Updated 6 years ago
Alternatives and similar repositories for iCEstick-UART-Demo
Users that are interested in iCEstick-UART-Demo are comparing it to the libraries listed below
Sorting:
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- ☆60Updated last year
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- ☆36Updated 10 years ago
- Yet Another VHDL tool☆31Updated 8 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- OpenFPGA☆34Updated 7 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆70Updated 4 years ago
- FPGA ULX2/3 JTAG programmer☆40Updated 2 years ago
- Yosys Plugins☆21Updated 5 years ago
- Repository and Wiki for Chip Hack events.☆51Updated 3 years ago
- A very simple UART implementation in MyHDL☆17Updated 10 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆105Updated 3 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017☆46Updated 6 years ago
- Documenting the Lattice ECP5 bit-stream format.☆55Updated 2 years ago
- Using the TinyFPGA BX USB code in user designs☆50Updated 6 years ago
- Tools and Examples for IcoBoard☆80Updated 3 years ago
- Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain☆13Updated 9 years ago
- A reimplementation of a tiny stack CPU☆83Updated last year
- ☆44Updated 3 months ago
- Experiments with Yosys cxxrtl backend☆49Updated 5 months ago
- ☆51Updated 8 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- verilog tutorials for iCE40HX8K Breakout Board☆23Updated 9 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆43Updated last month
- LIB:Library for interacting with an FPGA over USB☆84Updated 4 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last year