cyrozap / iCEstick-UART-Demo
This is a simple UART echo test for the iCEstick Evaluation Kit
☆37Updated 6 years ago
Alternatives and similar repositories for iCEstick-UART-Demo:
Users that are interested in iCEstick-UART-Demo are comparing it to the libraries listed below
- ☆59Updated last year
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- Tools and Examples for IcoBoard☆80Updated 3 years ago
- A 6800 CPU written in nMigen☆49Updated 3 years ago
- a simple C-to-Verilog compiler☆48Updated 8 years ago
- Yet Another VHDL tool☆31Updated 7 years ago
- LIB:Library for interacting with an FPGA over USB☆84Updated 4 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆105Updated 3 years ago
- Documenting the Lattice ECP5 bit-stream format.☆54Updated last year
- A VHDL frontend for Yosys☆102Updated 8 years ago
- Yosys Plugins☆21Updated 5 years ago
- Open Processor Architecture☆26Updated 9 years ago
- ☆36Updated 10 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- Mecrisp-Ice Forth running on 16bit j1a processor (iCE40UP5k based UPduino board) with full 15kB of bram and 48bit Floating Point Library.☆18Updated 7 years ago
- Using the TinyFPGA BX USB code in user designs☆49Updated 6 years ago
- ZPUino HDL implementation☆90Updated 6 years ago
- Virtual JTAG UART for Altera Devices☆46Updated 10 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆69Updated 4 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆35Updated 5 months ago
- A very simple UART implementation in MyHDL☆17Updated 10 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- Tools for FPGA development.☆44Updated last year
- This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017☆46Updated 6 years ago
- ☆51Updated 8 years ago
- OpenFPGA☆33Updated 7 years ago
- Minimal microprocessor☆20Updated 7 years ago
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆61Updated last year
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆19Updated 4 years ago