cyrozap / iCEstick-UART-DemoLinks
This is a simple UART echo test for the iCEstick Evaluation Kit
☆39Updated 7 years ago
Alternatives and similar repositories for iCEstick-UART-Demo
Users that are interested in iCEstick-UART-Demo are comparing it to the libraries listed below
Sorting:
- ☆61Updated 2 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Updated 4 years ago
- Repository and Wiki for Chip Hack events.☆52Updated 4 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 9 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆106Updated 4 years ago
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆72Updated 5 years ago
- Yosys Plugins☆22Updated 6 years ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 5 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- Efficient implementations of the transcendental functions☆28Updated 9 years ago
- List of all links you can try with ULX3S☆107Updated 4 years ago
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆61Updated last year
- ZPUino HDL implementation☆90Updated 7 years ago
- ICE40 FPGA Cape for Beaglebone☆52Updated 5 years ago
- This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017☆46Updated 7 years ago
- LIB:Library for interacting with an FPGA over USB☆85Updated 4 years ago
- FPGA 101 - Workshop materials☆77Updated 6 years ago
- Ultimate ECP5 development board☆115Updated 6 years ago
- FPGA Odysseus with ULX3S☆69Updated 2 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆39Updated last year
- A VHDL frontend for Yosys☆104Updated 8 years ago
- Example projects/code for the OrangeCrab☆107Updated last year
- mystorm sram test☆29Updated 8 years ago
- USB Full-Speed core written in migen/LiteX☆43Updated 6 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Updated 3 years ago
- Apollo CPU Core in Verilog. For learning and having fun with open FPGA☆44Updated 9 years ago
- FPGA Tools and Library☆47Updated 2 years ago
- A reimplementation of a tiny stack CPU☆86Updated 2 years ago