cyrozap / iCEstick-UART-Demo

Related projects: ⓘ

• knielsen / ice40_viewer
  ☆57Updated 11 months ago
• RobertBaruch / n6800
  A 6800 CPU written in nMigen
  ☆46Updated 3 years ago
• cliffordwolf / icotools
  Tools and Examples for IcoBoard
  ☆79Updated 3 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 3 years ago
• jamesbowman / sincos
  Efficient implementations of the transcendental functions
  ☆25Updated 7 years ago
• YosysHQ / yosys-plugins
  Yosys Plugins
  ☆20Updated 5 years ago
• ArcaneNibble / yavhdl
  Yet Another VHDL tool
  ☆31Updated 7 years ago
• SubProto / icestick-vga-test
  Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools
  ☆21Updated 7 years ago
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆47Updated 7 years ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆46Updated 8 months ago
• haojunliu / OpenFPGA
  OpenFPGA
  ☆33Updated 6 years ago
• embecosm / chiphack
  Repository and Wiki for Chip Hack events.
  ☆50Updated 3 years ago
• ueliem / literate-broccoli
  ☆26Updated this week
• binary-logic / vj-uart
  Virtual JTAG UART for Altera Devices
  ☆45Updated 10 years ago
• mwelling / beagle-wire
  ICE40 FPGA Cape for Beaglebone
  ☆49Updated 4 years ago
• f4pga / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆49Updated last year
• terpstra / opa
  Open Processor Architecture
  ☆26Updated 8 years ago
• cyrozap / osdvu
  ☆36Updated 9 years ago
• f4pga / prjxray-db
  Project X-Ray Database: XC7 Series
  ☆63Updated 2 years ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆33Updated 5 months ago
• ZipCPU / zbasic
  A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
  ☆42Updated last year
• mcmayer / iCE40
  Lattice iCE40 FPGA experiments - Work in progress
  ☆103Updated 3 years ago
• tinyfpga / TinyUSB
  USB Full-Speed core written in migen/LiteX
  ☆41Updated 5 years ago
• whitequark / Yumewatari
  妖刀夢渡
  ☆55Updated 5 years ago
• igor-m / UPduino-Mecrisp-Ice-15kB
  Mecrisp-Ice Forth running on 16bit j1a processor (iCE40UP5k based UPduino board) with full 15kB of bram and 48bit Floating Point Library.
  ☆17Updated 6 years ago
• sinclairrf / SSBCC
  Small Stack-Based Computer Compiler -- Verilog micro controller for FPGA housekeeping with peripherals
  ☆16Updated 4 years ago
• litex-hub / linux-on-litex-vexriscv-prebuilt
  ☆13Updated this week
• SteffenReith / J1Sc
  A reimplementation of a tiny stack CPU
  ☆77Updated 9 months ago
• mystorm-org / BlackIce-II
  Software, Firmware and documentation for the myStorm BlackIce-II board
  ☆68Updated 3 years ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 8 years ago