This is a simple UART echo test for the iCEstick Evaluation Kit
☆40Dec 30, 2018Updated 7 years ago
Alternatives and similar repositories for iCEstick-UART-Demo
Users that are interested in iCEstick-UART-Demo are comparing it to the libraries listed below
Sorting:
- ☆38Apr 4, 2015Updated 10 years ago
- Public examples of ICE40 HX8K examples using Icestorm☆111Apr 24, 2023Updated 2 years ago
- Low cost open source Lattice iCE40UP5k FPGA board.☆20Dec 15, 2020Updated 5 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Oct 8, 2016Updated 9 years ago
- verilog tutorials for iCE40HX8K Breakout Board☆23Mar 2, 2016Updated 10 years ago
- Repository and Wiki for Chip Hack events.☆51Jul 30, 2021Updated 4 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆106Jun 30, 2021Updated 4 years ago
- Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain☆13Nov 24, 2015Updated 10 years ago
- Upduino v2 with the ice40 up5k FPGA demos☆83Aug 14, 2023Updated 2 years ago
- Apio examples☆37Updated this week
- Open Hardware for Open Source FPGA Toolchain☆13Aug 23, 2015Updated 10 years ago
- ☆13Dec 13, 2024Updated last year
- These are the PCB files, BOM, pictures and all technical drawings needed to make the Pack Supervisor PCB for the DKblock☆16Aug 23, 2022Updated 3 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Jul 22, 2021Updated 4 years ago
- Simple SPI interface for FPGAs☆13Feb 8, 2014Updated 12 years ago
- ☆15Nov 3, 2023Updated 2 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 5 years ago
- Real time data acquisition based on the Lattice ICEstick hardware☆14Aug 12, 2017Updated 8 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 2 years ago
- Implementation of FizzBuzz on an FPGA☆17Feb 26, 2018Updated 8 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆72Dec 29, 2020Updated 5 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 2 years ago
- Swapforth is a cross-platform ANS Forth☆300Dec 26, 2023Updated 2 years ago
- Receiving data from Bluetooth LE and forwarding it through OSC to Max☆19Sep 21, 2017Updated 8 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,132Feb 26, 2026Updated last week
- QuSoC demo projects and template☆24Updated this week
- A wishbone controlled FM transmitter hack☆24Jan 16, 2024Updated 2 years ago
- Open Hardware Summit 2018 Badge☆20Oct 6, 2018Updated 7 years ago
- Collection of open-source peripherals in Verilog☆185May 3, 2022Updated 3 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Sep 1, 2021Updated 4 years ago
- modular applets for the daisy patch☆22Jul 2, 2025Updated 8 months ago
- C and Verilog sources for STM32F303 + iCE5LP4K Software Defined Radio☆81Mar 22, 2017Updated 8 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 7 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago
- Forth bindings for the FTDI FT800/Gameduino2☆22Jan 5, 2016Updated 10 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆156Sep 25, 2021Updated 4 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Jan 15, 2016Updated 10 years ago
- Experimental open FPGA IDE using Atom and Apio☆90Jan 15, 2026Updated last month
- ☆25Jan 16, 2019Updated 7 years ago