cyrozap / iCEstick-UART-DemoLinks
This is a simple UART echo test for the iCEstick Evaluation Kit
☆39Updated 6 years ago
Alternatives and similar repositories for iCEstick-UART-Demo
Users that are interested in iCEstick-UART-Demo are comparing it to the libraries listed below
Sorting:
- ☆61Updated 2 years ago
- Tools and Examples for IcoBoard☆81Updated 4 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆61Updated last year
- Repository and Wiki for Chip Hack events.☆52Updated 4 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 4 years ago
- ZPUino HDL implementation☆90Updated 7 years ago
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 9 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆105Updated 4 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆71Updated 4 years ago
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- A reimplementation of a tiny stack CPU☆85Updated last year
- FPGA 101 - Workshop materials☆77Updated 6 years ago
- Upduino v2 with the ice40 up5k FPGA demos☆81Updated 2 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆38Updated 11 months ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆38Updated 3 years ago
- Ultimate ECP5 development board☆114Updated 6 years ago
- Translation of Anlogic's FPGA datasheet, manual etc. to English.☆56Updated 6 years ago
- LIB:Library for interacting with an FPGA over USB☆85Updated 4 years ago
- Documenting the Lattice ECP5 bit-stream format.☆55Updated 2 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- Public examples of ICE40 HX8K examples using Icestorm☆111Updated 2 years ago
- This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017☆46Updated 7 years ago
- RISC-V CPU for OpenFPGAs, in Icestudio☆94Updated last year
- Yosys Plugins☆22Updated 6 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- UPduino☆27Updated 5 years ago
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- mystorm sram test☆28Updated 8 years ago