igorauad / bchLinks
Bose–Chaudhuri–Hocquenghem Codes in Python
☆11Updated 2 years ago
Alternatives and similar repositories for bch
Users that are interested in bch are comparing it to the libraries listed below
Sorting:
- This is a project in which side-channel attacks are researched and developed.☆46Updated 5 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆19Updated 5 years ago
- Cryptanalysis of Physically Unclonable Functions☆87Updated last year
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 9 months ago
- Hardware designs for fault detection☆18Updated 5 years ago
- Defense/Attack PUF Library (DA PUF Library)☆50Updated 5 years ago
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software☆40Updated last month
- Side-channel analysis setup for OpenTitan☆35Updated last month
- Toolbox for advanced differential power analysis of symmetric key cryptographic algorithm implementations☆49Updated 6 years ago
- Hardware Security Labs☆30Updated 8 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆32Updated last week
- Simple deep learning side channel attack. Experimental data set based on chipwhisperer.☆29Updated 3 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- Cross-Domain DPA Attack on SAML11☆16Updated 6 years ago
- Simple python implementation of binary BCH error-correcting code☆31Updated 5 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- Hardware implementation of ORAM☆22Updated 8 years ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Updated 2 years ago
- ☆23Updated 3 years ago
- SHA3 (KECCAK)☆19Updated 11 years ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Updated 4 years ago
- Verilog RTL Implementation of DNN☆10Updated 7 years ago
- Hardware Design of Ascon☆23Updated this week
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Updated 3 months ago
- ☆13Updated 10 years ago
- Recursive unified ORAM☆15Updated 9 years ago
- Tools for PUF analysis☆11Updated 3 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 5 years ago