igorauad / bchLinks
Bose–Chaudhuri–Hocquenghem Codes in Python
☆11Updated 2 years ago
Alternatives and similar repositories for bch
Users that are interested in bch are comparing it to the libraries listed below
Sorting:
- Hardware designs for fault detection☆18Updated 5 years ago
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆19Updated 5 years ago
- Defense/Attack PUF Library (DA PUF Library)☆50Updated 5 years ago
- Cryptanalysis of Physically Unclonable Functions☆88Updated last year
- This is a project in which side-channel attacks are researched and developed.☆47Updated 5 years ago
- Simple deep learning side channel attack. Experimental data set based on chipwhisperer.☆29Updated 4 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆32Updated last year
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆19Updated 4 years ago
- Hardware Security Labs☆30Updated 8 years ago
- Circuit Synthesis for Yao's Garbled Circuit by TinyGarble☆10Updated 4 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆33Updated this week
- Hardware implementation of ORAM☆22Updated 8 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- Hardware Design of Ascon☆23Updated 3 weeks ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆11Updated 5 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 10 months ago
- ☆24Updated 4 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- Side-channel analysis setup for OpenTitan☆35Updated 3 weeks ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆21Updated 2 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- Open Source AES☆31Updated last year
- ☆22Updated last year
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Updated 4 years ago
- Toolbox for advanced differential power analysis of symmetric key cryptographic algorithm implementations☆49Updated 6 years ago
- SHA3 (KECCAK)☆19Updated 11 years ago
- [arXiv'18] Security Analysis of Deep Neural Networks Operating in the Presence of Cache Side-Channel Attacks☆21Updated 5 years ago