igorauad / bchLinks
Bose–Chaudhuri–Hocquenghem Codes in Python
☆13Updated 2 years ago
Alternatives and similar repositories for bch
Users that are interested in bch are comparing it to the libraries listed below
Sorting:
- Defense/Attack PUF Library (DA PUF Library)☆54Updated 5 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Updated last year
- The ML_Attack_XOR_PUF is a Machine Learning-based model for attacking the XOR Physical Unclonable Functions using a small number of chall…☆20Updated 5 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆12Updated 5 years ago
- Simple python implementation of binary BCH error-correcting code☆34Updated 5 years ago
- A Performance Analysis and Simulation of BCH Code in Matlab☆13Updated 3 years ago
- Cryptanalysis of Physically Unclonable Functions☆91Updated last year
- Hardware Security Labs☆30Updated 8 years ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Updated 3 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆37Updated 4 years ago
- The first open source software-based Physically Unclonable Function (PUF) using off-the-shelf SRAM☆103Updated 2 months ago
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆20Updated 6 years ago
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆19Updated 5 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆23Updated last year
- ☆21Updated last year
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆24Updated 8 years ago
- Hardware implementation of ORAM☆24Updated 8 years ago
- This is a project in which side-channel attacks are researched and developed.☆51Updated 5 years ago
- Random Number Generator NIST Test Suite framework for python 3.6 - SAILab - University of Siena☆50Updated 4 years ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Updated 5 years ago
- ☆25Updated 4 years ago
- Verilog RTL Implementation of DNN☆10Updated 7 years ago
- Circuit Synthesis for Yao's Garbled Circuit by TinyGarble☆11Updated 5 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆41Updated 3 weeks ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆27Updated 6 months ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 8 years ago
- Recursive unified ORAM☆15Updated 10 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- Intel Homomorphic Encryption Acceleration Library for FPGAs, including open source implementation of FPGA kernels for accelerating NTT, I…☆108Updated 3 years ago