ReconfigureIO / brain

Related projects ⓘ

Alternatives and complementary repositories for brain

• Poofjunior / fpga_fast_serial_sort
  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
  ☆37Updated 8 years ago
• PyHDI / PyCoRAM
  Python-based Portable IP-core Synthesis Framework for FPGA-based Computing
  ☆52Updated 7 years ago
• ucb-bar / fpga-spartan6
  Support for zScale on Spartan6 FPGAs
  ☆15Updated 9 years ago
• stanford-ppl / spatial-quickstart
  Quickstart for Spatial language
  ☆34Updated 4 years ago
• parallella / parallella-riscv
  RISC-V port to Parallella Board
  ☆12Updated 8 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆54Updated 5 years ago
• google / bottlerocket
  ☆108Updated 6 years ago
• warclab / dyract
  DyRACT Open Source Repository
  ☆16Updated 8 years ago
• andywag / NeuralHDL
  ☆14Updated 7 years ago
• ucb-bar / barstools
  Useful utilities for BAR projects
  ☆30Updated 10 months ago
• fpgasystems / doppiodb
  doppioDB - A hardware accelerated database
  ☆48Updated 7 years ago
• ysshao / WIICA
  Workload ISA-Independent Characterization of Applications
  ☆11Updated 7 years ago
• lowRISC / fpga-zynq
  ☆10Updated 9 years ago
• Hoernchen / Epiphany
  the actual epiphany backend
  ☆20Updated 11 years ago
• Chlorophytus / broccoli
  A soft multimedia/graphics processor prototype in Chisel 3
  ☆11Updated last year
• stanford-ppl / spatial-lang
  Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"
  ☆100Updated 5 years ago
• jameshegarty / rigel
  Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…
  ☆56Updated 4 years ago
• maltanar / rosetta
  Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ
  ☆33Updated 6 years ago
• sifive / berkeley-hardfloat-chisel3
  Hardfloat using chisel3
  ☆17Updated 4 years ago
• olofk / simple_spi
  SPI core
  ☆15Updated 5 years ago
• clementfarabet / neuflow
  Compiler toolkit for neuFlow.
  ☆26Updated 11 years ago
• sifive / block-pio-sifive
  An example of on-boarding a PIO block in with duh and wake
  ☆12Updated 3 years ago
• arrayfire / xilinx_demos
  OpenCL Demos for Xilinx FPGAs
  ☆31Updated 8 years ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆41Updated 4 months ago
• shaneleonard / neural-hardware
  Verilog library for implementing neural networks.
  ☆24Updated 10 years ago
• riscvarchive / riscv-fesvr
  RISC-V Frontend Server
  ☆62Updated 5 years ago
• adsc-hls / fcuda
  The FCUDA CUDA-to-RTL compiler
  ☆18Updated 8 years ago
• ziyan / altera-de2-ann
  Artificial Neural Network on Altera DE2
  ☆32Updated 9 years ago