Alternatives and similar repositories for brain

Users that are interested in brain are comparing it to the libraries listed below

• ekiwi / pynq
  PYNQ with Chisel and Rust
  ☆26Updated 8 years ago
• riscvarchive / riscv-go
  ☆152Updated 6 years ago
• warclab / dyract
  DyRACT Open Source Repository
  ☆16Updated 9 years ago
• PyHDI / PyCoRAM
  Python-based Portable IP-core Synthesis Framework for FPGA-based Computing
  ☆53Updated 9 years ago
• stanford-ppl / spatial-quickstart
  Quickstart for Spatial language
  ☆35Updated 5 years ago
• Poofjunior / fpga_fast_serial_sort
  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
  ☆41Updated 10 years ago
• mit-han-lab / bnn-icestick
  Binary Neural Network on IceStick FPGA.
  ☆54Updated 7 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆55Updated 6 years ago
• malkadi / FGPU_IPython
  ☆26Updated 7 years ago
• andywag / NeuralHDL
  ☆17Updated 8 years ago
• keystone-enclave / linux-keystone-driver
  Loadable Module for Keystone Enclave
  ☆19Updated 3 years ago
• maltanar / rosetta
  Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ
  ☆34Updated 7 years ago
• adamjvr / ZyncMV
  ZyncMV is an open source machine/computer vision platform using the Xilinx Zync FPGA+ ARM Cortex A9 SoC
  ☆19Updated 8 years ago
• google / bottlerocket
  ☆110Updated 7 years ago
• ucb-bar / fpga-spartan6
  Support for zScale on Spartan6 FPGAs
  ☆15Updated 10 years ago
• StepLg / go-graph
  Graph library for Go/golang language.
  ☆95Updated 10 years ago
• bitflippersanonymous / fpga-camera
  FPGA digital camera controller and frame capture device in VHDL
  ☆15Updated 12 years ago
• snipsco / tensorflow-build
  A set of scripts to (cross-)build the Tensorflow C lib for various architectures / OS
  ☆178Updated 7 years ago
• nlbutts / tflite_zynq
  Example code and instructions on getting Tensorflow Lite running on a Xilinx Zynq
  ☆49Updated 8 years ago
• openhwgroup / core-v-sw
  Main Repo for the OpenHW Group Software Task Group
  ☆17Updated 10 months ago
• Hoernchen / Epiphany
  the actual epiphany backend
  ☆20Updated 12 years ago
• parallella / parallella-riscv
  RISC-V port to Parallella Board
  ☆13Updated 9 years ago
• ReconfigureIO / examples
  Reconfigure.io examples
  ☆32Updated 6 years ago
• bdaehlie / linux-cpu-scheduler-docs
  Understanding the Linux 2.6.8.1 CPU Scheduler
  ☆18Updated 10 years ago
• arrayfire / xilinx_demos
  OpenCL Demos for Xilinx FPGAs
  ☆31Updated 10 years ago
• ReconOS / reconos
  ReconOS - Operating System for Reconfigurable Hardware
  ☆29Updated 4 years ago
• fpgasystems / doppiodb
  doppioDB - A hardware accelerated database
  ☆50Updated 8 years ago
• stanford-ppl / spatial-lang
  Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"
  ☆101Updated 7 years ago
• Kirill888 / parallella-fpga-dummy-io
  Sample minimal Vivado project for Parallella FPGA
  ☆45Updated 9 years ago
• maltevesper / JetStream-driver
  ☆14Updated 9 years ago