Alternatives and similar repositories for brain

Users that are interested in brain are comparing it to the libraries listed below

• warclab / dyract
  DyRACT Open Source Repository
  ☆16Updated 9 years ago
• PyHDI / PyCoRAM
  Python-based Portable IP-core Synthesis Framework for FPGA-based Computing
  ☆53Updated 9 years ago
• ekiwi / pynq
  PYNQ with Chisel and Rust
  ☆26Updated 7 years ago
• riscvarchive / riscv-go
  ☆152Updated 5 years ago
• Poofjunior / fpga_fast_serial_sort
  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
  ☆41Updated 9 years ago
• btracey / mixent
  Package for estimating the entropy of a mixture distribution
  ☆15Updated 8 years ago
• synthesijer / synthesijer
  ☆52Updated last year
• stanford-ppl / spatial-lang
  Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"
  ☆101Updated 7 years ago
• nlbutts / tflite_zynq
  Example code and instructions on getting Tensorflow Lite running on a Xilinx Zynq
  ☆49Updated 7 years ago
• ucb-bar / fpga-spartan6
  Support for zScale on Spartan6 FPGAs
  ☆15Updated 10 years ago
• andywag / NeuralHDL
  ☆17Updated 8 years ago
• google / bottlerocket
  ☆110Updated 7 years ago
• stanford-ppl / spatial-quickstart
  Quickstart for Spatial language
  ☆35Updated 5 years ago
• keystone-enclave / linux-keystone-driver
  Loadable Module for Keystone Enclave
  ☆19Updated 3 years ago
• mit-han-lab / bnn-icestick
  Binary Neural Network on IceStick FPGA.
  ☆53Updated 7 years ago
• HirokiNakahara / GUINNESS
  GUINNESS: A GUI-based binarized deep Neural NEtwork SyntheSizer toward an FPGA
  ☆181Updated 6 years ago
• cnplab / cdnsim
  CDNSim is a stream-level simulator written in Python, designed to simulate large content delivery networks.
  ☆24Updated 6 years ago
• maltanar / rosetta
  Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ
  ☆34Updated 7 years ago
• bitflippersanonymous / fpga-camera
  FPGA digital camera controller and frame capture device in VHDL
  ☆15Updated 12 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆55Updated 6 years ago
• firesim / icenet
  Network components (NIC, Switch) for FireBox
  ☆19Updated last year
• StepLg / go-graph
  Graph library for Go/golang language.
  ☆95Updated 10 years ago
• knowm / waveforms4j
  Digilent Waveforms AD2 SDK Java Implementation
  ☆17Updated 4 years ago
• linfenghuaster / Regex-FPGA
  Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.
  ☆12Updated 8 years ago
• openhwgroup / core-v-sw
  Main Repo for the OpenHW Group Software Task Group
  ☆17Updated 8 months ago
• jck / riscv
  ☆19Updated last year
• Hoernchen / Epiphany
  the actual epiphany backend
  ☆20Updated 12 years ago
• SymbiFlow / vtr-verilog-to-routing
  SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆38Updated last year
• ReconfigureIO / examples
  Reconfigure.io examples
  ☆32Updated 6 years ago
• MeshSr / ofs-hw
  OpenFlow Switch Hardware Implement Code
  ☆11Updated 10 years ago