ReconfigureIO / brainLinks
This repo contains Go implementation and corresponding APIs for acceleration of Binarized Neural Network (BNN) on FPGAs.
☆21Updated 7 years ago
Alternatives and similar repositories for brain
Users that are interested in brain are comparing it to the libraries listed below
Sorting:
- PYNQ with Chisel and Rust☆26Updated 8 years ago
- DyRACT Open Source Repository☆16Updated 9 years ago
- ☆152Updated 6 years ago
- Example code and instructions on getting Tensorflow Lite running on a Xilinx Zynq☆49Updated 8 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆53Updated 9 years ago
- ☆54Updated last year
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Updated 10 years ago
- ☆17Updated 8 years ago
- OpenCL Demos for Xilinx FPGAs☆31Updated 10 years ago
- the actual epiphany backend☆20Updated 12 years ago
- doppioDB - A hardware accelerated database☆51Updated 8 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 6 years ago
- GUINNESS: A GUI-based binarized deep Neural NEtwork SyntheSizer toward an FPGA☆181Updated 6 years ago
- "mmult" example using SDSoC for PYNQ board☆11Updated 8 years ago
- ☆110Updated 7 years ago
- Binary Neural Network on IceStick FPGA.☆54Updated 7 years ago
- Compiler toolkit for neuFlow.☆26Updated 12 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Updated 7 years ago
- Loadable Module for Keystone Enclave☆19Updated 3 years ago
- Package for estimating the entropy of a mixture distribution☆15Updated 8 years ago
- Reconfigure.io examples☆32Updated 6 years ago
- Quickstart for Spatial language☆35Updated 5 years ago
- Math Kernel Library for VideoCore IV QPU☆68Updated 7 years ago
- Python for the Epiphany co-processor☆84Updated 5 years ago
- Making Lattice SensAI work properly on tinyVision products☆12Updated 3 years ago
- training ternary neural networks☆15Updated 8 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆57Updated 5 years ago
- A Raspberry Pi GPU-accelerated implementation of the GEMM matrix-multiply function☆88Updated 11 years ago