thu-nics / nicsefc-readmeLinks
some docs for rookies in nics-efc
☆22Updated 3 years ago
Alternatives and similar repositories for nicsefc-readme
Users that are interested in nicsefc-readme are comparing it to the libraries listed below
Sorting:
- Simulator for BitFusion☆100Updated 5 years ago
- ☆107Updated last year
- MNSIM_Python_v1.0. The former circuits-level version link: https://github.com/Zhu-Zhenhua/MNSIM_V1.1☆34Updated last year
- ☆41Updated last year
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆86Updated last year
- ☆175Updated last year
- A co-design architecture on sparse attention☆51Updated 3 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆85Updated 3 months ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆222Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- ☆77Updated last year
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆42Updated last year
- RTL implementation of Flex-DPE.☆108Updated 5 years ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆89Updated last year
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆69Updated 4 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆147Updated 2 months ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- ☆28Updated 3 years ago
- Official implementation of EMNLP'23 paper "Revisiting Block-based Quantisation: What is Important for Sub-8-bit LLM Inference?"☆23Updated last year
- ☆16Updated 3 years ago
- ☆8Updated 5 months ago
- ☆117Updated 2 weeks ago
- ☆49Updated 3 years ago
- [DATE'23] The official code for paper <CLAP: Locality Aware and Parallel Triangle Counting with Content Addressable Memory>☆23Updated last month
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆65Updated 2 years ago
- Repository for artifact evaluation of ASPLOS 2023 paper "SparseTIR: Composable Abstractions for Sparse Compilation in Deep Learning"☆26Updated 2 years ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆170Updated 8 months ago
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆13Updated 6 months ago
- ☆48Updated 3 weeks ago