F35idk / spice-cpu
An analog, transistor-level simulation of an 8-bit CPU in SPICE
☆10Updated 3 years ago
Alternatives and similar repositories for spice-cpu:
Users that are interested in spice-cpu are comparing it to the libraries listed below
- ☆14Updated 11 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆43Updated last year
- Quite OK Image FPGA Encoder and Decoder☆16Updated last year
- 32-bit soft RISCV processor for FPGA applications☆15Updated last year
- A small and simple rv32i core written in Verilog☆13Updated 2 years ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆36Updated 3 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board…☆12Updated last year
- Custom 6502 Video Game Console☆11Updated last year
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆51Updated last year
- RV32I single cycle simulation on open-source software Logisim.☆17Updated 2 years ago
- A Risc-V SoC for Tiny Tapeout☆15Updated last week
- ☆33Updated 3 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆29Updated 3 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆27Updated 2 months ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated this week
- A Fully Open-Source Verilog-to-PCB Flow☆19Updated 7 months ago
- ☆13Updated 2 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆96Updated 2 years ago
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆26Updated last year
- Mini CPU design with JTAG UART support☆19Updated 3 years ago
- A RISC-V CPU implementation☆11Updated 4 years ago
- Simple RiscV core for academic purpose.☆22Updated 4 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆18Updated 11 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆22Updated 4 months ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 2 months ago
- VGA-compatible text mode functionality☆16Updated 4 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆59Updated 3 years ago