cyrozap / osdvuLinks
☆36Updated 10 years ago
Alternatives and similar repositories for osdvu
Users that are interested in osdvu are comparing it to the libraries listed below
Sorting:
- Upduino v2 with the ice40 up5k FPGA demos☆82Updated last year
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- Tools for FPGA development.☆45Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Public examples of ICE40 HX8K examples using Icestorm☆110Updated 2 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆35Updated 7 months ago
- Documenting the Lattice ECP5 bit-stream format.☆54Updated 2 years ago
- Nitro USB FPGA core☆84Updated last year
- Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards☆48Updated last year
- Simple USB to PWM Peripheral using Lattice iCEStick (Hackaday demo)☆23Updated 5 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- UPduino☆27Updated 5 years ago
- Yosys Plugins☆21Updated 5 years ago
- ZPUino HDL implementation☆90Updated 6 years ago
- Miscellaneous ULX3S examples (advanced)☆77Updated 2 weeks ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆60Updated 3 years ago
- FPGA Odysseus with ULX3S☆65Updated last year
- Using the TinyFPGA BX USB code in user designs☆50Updated 6 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆39Updated 4 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆38Updated 3 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆56Updated 4 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- A simple script to build open-source FPGA tools.☆52Updated 2 years ago