ConstantPark / Neural-Network-Acceleration-3
☆12Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for Neural-Network-Acceleration-3
- Neural Network Acceleration such as ASIC, FPGA, GPU, and PIM☆51Updated 4 years ago
- Neural Network Acceleration using CPU/GPU, ASIC, FPGA☆60Updated 4 years ago
- ☆23Updated 3 years ago
- This is an implementation of YOLO using LSQ network quantization method.☆21Updated 2 years ago
- Neural Network Quantization With Fractional Bit-widths☆12Updated 3 years ago
- DAC System Design Contest 2020☆29Updated 4 years ago
- TQT's pytorch implementation.☆20Updated 2 years ago
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated last year
- Eyeriss chip simulator☆33Updated 4 years ago
- Simulator for BitFusion☆92Updated 4 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆22Updated 2 years ago
- ☆13Updated 4 years ago
- Data Free Quantization for Object Detection☆16Updated 4 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- A Out-of-box PyTorch Scaffold for Neural Network Quantization-Aware-Training (QAT) Research. Website: https://github.com/zhutmost/neuralz…☆26Updated last year
- ☆19Updated 3 years ago
- FakeQuantize with Learned Step Size(LSQ+) as Observer in PyTorch☆32Updated 2 years ago
- ☆69Updated 4 years ago
- Post-training sparsity-aware quantization☆33Updated last year
- ☆35Updated 5 years ago
- nnq_cnd_study stands for Neural Network Quantization & Compact Networks Design Study☆13Updated 4 years ago
- ☆55Updated 3 years ago
- BitSplit Post-trining Quantization☆47Updated 2 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆12Updated 3 years ago
- ☆28Updated 3 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆12Updated 2 years ago