ConstantPark / Neural-Network-Acceleration-3
☆12Updated 4 years ago
Alternatives and similar repositories for Neural-Network-Acceleration-3:
Users that are interested in Neural-Network-Acceleration-3 are comparing it to the libraries listed below
- Neural Network Acceleration such as ASIC, FPGA, GPU, and PIM☆51Updated 4 years ago
- Neural Network Acceleration using CPU/GPU, ASIC, FPGA☆60Updated 4 years ago
- ☆23Updated 3 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- DAC System Design Contest 2020☆29Updated 4 years ago
- Neural Network Quantization With Fractional Bit-widths☆12Updated 4 years ago
- ☆19Updated 4 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆23Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- ☆11Updated 8 months ago
- This is an implementation of YOLO using LSQ network quantization method.☆23Updated 2 years ago
- ☆14Updated 5 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- ☆10Updated 4 months ago
- TQT's pytorch implementation.☆21Updated 3 years ago
- ☆70Updated 5 years ago
- Simulator for BitFusion☆97Updated 4 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- [TCAD 2021] Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA☆16Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated last year
- HLS implemented systolic array structure☆41Updated 7 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆13Updated 2 years ago
- ☆39Updated 2 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆14Updated 3 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- A Out-of-box PyTorch Scaffold for Neural Network Quantization-Aware-Training (QAT) Research. Website: https://github.com/zhutmost/neuralz…☆26Updated 2 years ago
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Updated 3 years ago