Alternatives and similar repositories for Neural-Network-Acceleration-3:

Users that are interested in Neural-Network-Acceleration-3 are comparing it to the libraries listed below

• ConstantPark / Nerual-Network-Acceleration-1
  Neural Network Acceleration such as ASIC, FPGA, GPU, and PIM
  ☆51Updated 4 years ago
• jgoeders / dac_sdc_2021
  ☆23Updated 3 years ago
• ConstantPark / Neural-Network-Acceleration-2
  Neural Network Acceleration using CPU/GPU, ASIC, FPGA
  ☆60Updated 4 years ago
• jgoeders / dac_sdc_2020
  DAC System Design Contest 2020
  ☆29Updated 4 years ago
• deJQK / FracBits
  Neural Network Quantization With Fractional Bit-widths
  ☆12Updated 4 years ago
• lukasc-ch / ExtendedBitPlaneCompression
  Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…
  ☆17Updated 5 years ago
• Shunli-Wang / Tiny-YOLO-LSQ
  This is an implementation of YOLO using LSQ network quantization method.
  ☆22Updated 2 years ago
• jafermarq / WinogradAwareNets
  Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)
  ☆27Updated last year
• jgoeders / dac_sdc_2020_designs
  Designs for finalist teams of the DAC System Design Contest
  ☆36Updated 4 years ago
• GATECH-EIC / Auto-NBA
  [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…
  ☆15Updated 3 years ago
• max2ma / shiftNet
  ☆14Updated 5 years ago
• PSAL-POSTECH / ONNXim
  ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference
  ☆90Updated last week
• GATECH-EIC / DNN-Chip-Predictor
  [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…
  ☆23Updated 2 years ago
• hqjenny / CoDeNet
  ☆19Updated 3 years ago
• hsharma35 / bitfusion
  Simulator for BitFusion
  ☆95Updated 4 years ago
• tissue3 / EyerissSimulator
  Eyeriss chip simulator
  ☆36Updated 4 years ago
• heymesut / SJTU_microe
  A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC
  ☆28Updated 2 years ago
• PSCLab-ASU / Systolic-CNN
  ☆15Updated 4 years ago
• PannenetsF / TQT
  TQT's pytorch implementation.
  ☆21Updated 3 years ago
• gilshm / sparq
  Post-training sparsity-aware quantization
  ☆34Updated last year
• Accelergy-Project / accelergy-timeloop-infrastructure
  Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop
  ☆48Updated last month
• deJQK / AdaBits
  ☆38Updated 2 years ago
• jgoeders / dac_sdc_2021_designs
  ☆20Updated 2 years ago
• abdelfattah-lab / BRAMAC
  ☆10Updated 2 months ago
• GATECH-EIC / AutoDNNchip
  ☆69Updated 4 years ago
• iitm-sysdl / FuSeConv
  Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021
  ☆14Updated 3 years ago
• kartik-hegde / mindmappings
  A reference implementation of the Mind Mappings Framework.
  ☆29Updated 3 years ago
• ZhangYuQAQ / Hardware-Acceleration-Circuit-Design-of-Object-Detection-Network-Based-on-FPGA
  2020 xilinx summer school
  ☆17Updated 4 years ago
• CAS-CLab / BlockConv
  [TCAD 2021] Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA
  ☆16Updated 2 years ago
• nimish15shah / DAG_Processor
  A DAG processor and compiler for a tree-based spatial datapath.
  ☆13Updated 2 years ago