ConstantPark / Neural-Network-Acceleration-3Links
☆13Updated 4 years ago
Alternatives and similar repositories for Neural-Network-Acceleration-3
Users that are interested in Neural-Network-Acceleration-3 are comparing it to the libraries listed below
Sorting:
- Neural Network Acceleration using CPU/GPU, ASIC, FPGA☆60Updated 4 years ago
- Neural Network Acceleration such as ASIC, FPGA, GPU, and PIM☆52Updated 5 years ago
- ☆23Updated 3 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 5 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- TQT's pytorch implementation.☆21Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- ☆10Updated 6 months ago
- 2020 xilinx summer school☆17Updated 4 years ago
- ☆71Updated 5 years ago
- DAC System Design Contest 2020☆29Updated 4 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- Simulator for BitFusion☆100Updated 4 years ago
- Neural Network Quantization With Fractional Bit-widths☆12Updated 4 years ago
- This is an implementation of YOLO using LSQ network quantization method.☆23Updated 3 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆13Updated 2 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- Approximate layers - TensorFlow extension☆27Updated last month
- ☆14Updated 5 years ago
- ☆16Updated 4 years ago
- ☆4Updated 4 years ago
- ☆71Updated 2 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆19Updated 4 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆23Updated last year
- ☆27Updated 2 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated last month
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆29Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago