ConstantPark / Neural-Network-Acceleration-3
☆12Updated 4 years ago
Alternatives and similar repositories for Neural-Network-Acceleration-3:
Users that are interested in Neural-Network-Acceleration-3 are comparing it to the libraries listed below
- Neural Network Acceleration using CPU/GPU, ASIC, FPGA☆60Updated 4 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- Neural Network Acceleration such as ASIC, FPGA, GPU, and PIM☆51Updated 5 years ago
- ☆23Updated 3 years ago
- DAC System Design Contest 2020☆29Updated 4 years ago
- TQT's pytorch implementation.☆21Updated 3 years ago
- ☆19Updated 4 years ago
- ☆14Updated 5 years ago
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated last year
- This is an implementation of YOLO using LSQ network quantization method.☆23Updated 3 years ago
- Neural Network Quantization With Fractional Bit-widths☆12Updated 4 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆23Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- Simulator for BitFusion☆99Updated 4 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- The code for paper: Neuralpower: Predict and deploy energy-efficient convolutional neural networks☆21Updated 5 years ago
- ☆33Updated 3 years ago
- ☆70Updated 5 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆11Updated 8 months ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- [TCAD 2021] Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA☆16Updated 2 years ago
- ☆26Updated 3 weeks ago
- Post-training sparsity-aware quantization☆34Updated 2 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆13Updated 2 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆22Updated last year