ConstantPark / Neural-Network-Acceleration-3

Related projects: ⓘ

• ConstantPark / Neural-Network-Acceleration-2
  Neural Network Acceleration using CPU/GPU, ASIC, FPGA
  ☆58Updated 4 years ago
• ConstantPark / Nerual-Network-Acceleration-1
  Neural Network Acceleration such as ASIC, FPGA, GPU, and PIM
  ☆50Updated 4 years ago
• jgoeders / dac_sdc_2021
  ☆23Updated 2 years ago
• lukasc-ch / ExtendedBitPlaneCompression
  Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…
  ☆17Updated 4 years ago
• PannenetsF / TQT
  TQT's pytorch implementation.
  ☆20Updated 2 years ago
• jgoeders / dac_sdc_2020
  DAC System Design Contest 2020
  ☆29Updated 4 years ago
• jafermarq / WinogradAwareNets
  Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)
  ☆26Updated 11 months ago
• deJQK / FracBits
  Neural Network Quantization With Fractional Bit-widths
  ☆12Updated 3 years ago
• GATECH-EIC / DNN-Chip-Predictor
  [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…
  ☆22Updated last year
• hsharma35 / bitfusion
  Simulator for BitFusion
  ☆85Updated 4 years ago
• hqjenny / CoDeNet
  ☆19Updated 3 years ago
• jgoeders / dac_sdc_2020_designs
  Designs for finalist teams of the DAC System Design Contest
  ☆34Updated 4 years ago
• tissue3 / EyerissSimulator
  Eyeriss chip simulator
  ☆31Updated 4 years ago
• GATECH-EIC / AutoDNNchip
  ☆67Updated 4 years ago
• dr-liangma / shiftNet
  ☆13Updated 4 years ago
• jgoeders / dac_2019_contest
  ☆12Updated this week
• GATECH-EIC / Auto-NBA
  [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…
  ☆14Updated 2 years ago
• Accelergy-Project / accelergy-timeloop-infrastructure
  Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop
  ☆41Updated 3 months ago
• Yang-YiFan / DiracDeltaNet
  PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs
  ☆30Updated 5 years ago
• WuDan0399 / Integrate-NVDLA-and-TVM
  ☆30Updated last year
• deJQK / AdaBits
  ☆38Updated last year
• PSCLab-ASU / Systolic-CNN
  ☆12Updated 3 years ago
• gilshm / sparq
  Post-training sparsity-aware quantization
  ☆32Updated last year
• hyoukjun / DesignCNNAccelerators
  Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017
  ☆22Updated 5 years ago
• dimdano / adapt
  Fast Emulation of Approximate DNN Accelerators in PyTorch
  ☆14Updated 6 months ago
• kartik-hegde / mindmappings
  A reference implementation of the Mind Mappings Framework.
  ☆26Updated 2 years ago
• ZhangYuQAQ / Hardware-Acceleration-Circuit-Design-of-Object-Detection-Network-Based-on-FPGA
  2020 xilinx summer school
  ☆16Updated 4 years ago
• AlexMontgomerie / fpgaconvnet-tutorial
  A collection of tutorials for the fpgaConvNet framework.
  ☆28Updated last month
• Shunli-Wang / Tiny-YOLO-LSQ
  This is an implementation of YOLO using LSQ network quantization method.
  ☆18Updated 2 years ago
• nimish15shah / DAG_Processor
  A DAG processor and compiler for a tree-based spatial datapath.
  ☆12Updated 2 years ago