ConstantPark / Neural-Network-Acceleration-3Links
☆14Updated 5 years ago
Alternatives and similar repositories for Neural-Network-Acceleration-3
Users that are interested in Neural-Network-Acceleration-3 are comparing it to the libraries listed below
Sorting:
- Neural Network Acceleration such as ASIC, FPGA, GPU, and PIM☆54Updated 5 years ago
- Neural Network Acceleration using CPU/GPU, ASIC, FPGA☆63Updated 5 years ago
- ☆23Updated 4 years ago
- TQT's pytorch implementation.☆21Updated 4 years ago
- The code for paper: Neuralpower: Predict and deploy energy-efficient convolutional neural networks☆22Updated 6 years ago
- Neural Network Quantization With Fractional Bit-widths☆11Updated 4 years ago
- DAC System Design Contest 2020☆29Updated 5 years ago
- ☆19Updated 4 years ago
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated 2 years ago
- Static Block Floating Point Quantization for CNN☆37Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- [TCAD 2021] Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA☆17Updated 3 years ago
- This is an implementation of YOLO using LSQ network quantization method.☆22Updated 3 years ago
- A Out-of-box PyTorch Scaffold for Neural Network Quantization-Aware-Training (QAT) Research. Website: https://github.com/zhutmost/neuralz…☆25Updated 2 years ago
- 2020 xilinx summer school☆19Updated 5 years ago
- ☆35Updated 6 years ago
- List of papers related to Vision Transformers quantization and hardware acceleration in recent AI conferences and journals.☆97Updated last year
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆42Updated 4 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 6 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆174Updated last week
- Eyeriss chip simulator☆39Updated 5 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆28Updated last year
- A DAG processor and compiler for a tree-based spatial datapath.☆14Updated 3 years ago
- Simulator for BitFusion☆102Updated 5 years ago
- ☆13Updated last year
- Official implementation for ECCV 2022 paper LIMPQ - "Mixed-Precision Neural Network Quantization via Learned Layer-wise Importance"☆61Updated 2 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆53Updated last year
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆16Updated 3 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago