ConstantPark / Neural-Network-Acceleration-3Links
☆13Updated 4 years ago
Alternatives and similar repositories for Neural-Network-Acceleration-3
Users that are interested in Neural-Network-Acceleration-3 are comparing it to the libraries listed below
Sorting:
- Neural Network Acceleration using CPU/GPU, ASIC, FPGA☆62Updated 4 years ago
- Neural Network Acceleration such as ASIC, FPGA, GPU, and PIM☆52Updated 5 years ago
- ☆23Updated 3 years ago
- ☆14Updated 5 years ago
- DAC System Design Contest 2020☆29Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- Static Block Floating Point Quantization for CNN☆34Updated 4 years ago
- TQT's pytorch implementation.☆21Updated 3 years ago
- The code for paper: Neuralpower: Predict and deploy energy-efficient convolutional neural networks☆21Updated 6 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- ☆35Updated 6 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆20Updated 5 years ago
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated last year
- ☆19Updated 4 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆13Updated 2 years ago
- This is an implementation of YOLO using LSQ network quantization method.☆23Updated 3 years ago
- Post-training sparsity-aware quantization☆34Updated 2 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆16Updated 3 years ago
- [TCAD 2021] Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA☆17Updated 3 years ago
- This is the open-source version of TinyTS. The code is dirty so far. We may clean the code in the future.☆18Updated last year
- [FPGA'21] CoDeNet is an efficient object detection model on PyTorch, with SOTA performance on VOC and COCO based on CenterNet and Co-Desi…☆26Updated 2 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆140Updated 5 years ago
- ☆20Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- Neural Network Quantization With Fractional Bit-widths☆12Updated 4 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆41Updated 4 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated last year
- ☆12Updated 2 years ago
- Eyeriss chip simulator☆36Updated 5 years ago