Alternatives and similar repositories for AAG-Visualizer

Users that are interested in AAG-Visualizer are comparing it to the libraries listed below

• NTU-ALComLab / LSV-PA
  Logic Synthesis and Verification: Programming Assignments
  ☆15Updated last week
• chengyinwu / V3
  An Extensible Framework for Hardware Verification and Debugging
  ☆18Updated 3 years ago
• ByronHsu / FRAIGs
  C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.
  ☆10Updated 5 years ago
• stevengogogo / DataStructureAlgorithm
  Data Structure and Algorithm with C (2021 Spring)
  ☆11Updated last week
• ric2k1 / DSnP.open
  DSnP Open Source Repository
  ☆165Updated 4 months ago
• DVLab-NTU / qsyn
  A C++-based growing software system for synthesizing, optimizing, and verifying quantum circuits
  ☆192Updated this week
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 4 years ago
• pangfengliu / parallelprogramming
  Materials for my parallel programming course
  ☆36Updated 3 years ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated 2 years ago
• cyliustack / sofa
  SOFA: A Cross-framework Performance Profiler for Heterogeneous Computing Systems and Distributed Machine Learning Systems.
  ☆35Updated 4 years ago
• UCSBarchlab / Charm
  A Language for Closed-form High-level ARchitecture Modeling
  ☆21Updated 5 years ago
• bchao1 / dsnp_test_cases
  💻 Test cases for NTUEE Course "Data Structures and Programming".
  ☆14Updated 6 years ago
• milochen0418 / hello-verilog
  Hello Verilog by Mac + VSCode
  ☆30Updated 4 years ago
• marty1885 / perfurator
  ☆28Updated 5 years ago
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆153Updated last year
• gundambox / DIY_OpenMIPS
  實作《自己動手寫CPU》書上的程式碼
  ☆64Updated 7 years ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆147Updated last month
• NTU-LaDS-II / qATG
  An open-source quantum automatic test generator.
  ☆15Updated 6 months ago
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆96Updated 3 months ago
• NTUEEInfoDep / NTUEECourseWebsite2020
  ☆11Updated 3 years ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆49Updated 5 months ago
• gussmith23 / glenside
  A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…
  ☆72Updated 6 months ago
• vegaluisjose / reticle
  ☆40Updated 4 years ago
• NTHU-LSALAB / NTHU-Distributed-System
  NTHU CS5426 Distributed System
  ☆25Updated last year
• cucapra / patronus
  work in progress, playing around with btor2 in rust
  ☆12Updated 2 weeks ago
• champyen / rpiz_bare_metal
  a bare metal example with a simple printf implementation for RPi Zero
  ☆13Updated 4 years ago
• eecheng87 / mode-switch-stat
  Minimal tool for measuring cost of mode switch
  ☆15Updated 4 years ago
• kuopinghsu / srv32
  Simple 3-stage pipeline RISC-V processor
  ☆143Updated 2 weeks ago
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆23Updated 3 years ago
• David-Durst / embeddedHaskellAetherling
  ☆30Updated 3 years ago