Alternatives and similar repositories for AAG-Visualizer

Users that are interested in AAG-Visualizer are comparing it to the libraries listed below

• NTU-ALComLab / LSV-PA
  Logic Synthesis and Verification: Programming Assignments
  ☆13Updated 7 months ago
• chengyinwu / V3
  An Extensible Framework for Hardware Verification and Debugging
  ☆18Updated 2 years ago
• ByronHsu / FRAIGs
  C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.
  ☆10Updated 4 years ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆51Updated last week
• cyliustack / sofa
  SOFA: A Cross-framework Performance Profiler for Heterogeneous Computing Systems and Distributed Machine Learning Systems.
  ☆34Updated 3 years ago
• NTU-LaDS-II / qATG
  An open-source quantum automatic test generator.
  ☆14Updated last month
• gussmith23 / glenside
  A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…
  ☆70Updated last month
• stevengogogo / DataStructureAlgorithm
  Data Structure and Algorithm with C (2021 Spring)
  ☆11Updated 8 months ago
• Ekdohibs / PolyGen
  PolyGen is a code generator for the polyhedral model, written and proved in Coq.
  ☆10Updated 4 years ago
• asfhiolNick / NTU_PhysicalDesign_201902
  張耀文老師的"奈米積體電路實體設計"作業(Physical Design)
  ☆8Updated last year
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆145Updated last week
• jix / flussab
  Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.
  ☆14Updated 7 months ago
• fpgasystems / fpga-hyperloglog
  FPGA-based HyperLogLog Accelerator
  ☆12Updated 5 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• gussmith23 / churchroad
  FPGA synthesis tool powered by equality saturation and program synthesis.
  ☆12Updated last week
• UCSBarchlab / owl
  Control Logic Synthesis: Drawing the Rest of the OWL
  ☆11Updated last year
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• ivmai / cudd
  CUDD: CU Decision Diagram package - unofficial git mirror of https://web.archive.org/web/20180127051756/http://vlsi.colorado.edu/~fabio/C…
  ☆131Updated 2 years ago
• skymizer / SkyPat
  A C++ performance analyzing and testing framework on Android and Linux platforms.
  ☆48Updated 11 months ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• pnnl / COMET
  ☆40Updated 2 weeks ago
• ric2k1 / DSnP.open
  DSnP Open Source Repository
  ☆161Updated last week
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆92Updated last year
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆22Updated 2 years ago
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆15Updated 7 months ago
• IntelLabs / t2sp
  Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)
  ☆31Updated last year
• anishathalye / rtlv
  Tools for reasoning about circuits in Rosette/Racket 🔌
  ☆19Updated 5 months ago
• mgudemann / iimc
  ☆13Updated 7 years ago
• msaroufim / C-compiler-optimizations
  Description of commonly done compiler optimizations in C
  ☆45Updated 2 years ago
• DVLab-NTU / qsyn
  A C++-based growing software system for synthesizing, optimizing, and verifying quantum circuits
  ☆187Updated this week